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ABSTRACT
 
This report covers activities-performed from October through December,
 
1969 under JPL Contract No. 952536. This contract pertains to the­
design and development of the electrical system and the power
 
conditioning equipment for the TOPS (Thermoelectric Outer Planet
 
Spacecraft) program. During this reporting period a number of
 
breadboard circuits were built and tested including quad redundant
 
switching devices, quad redundant shunt regulators, high voltage
 
conversion for TWT's, and microcircuit packaging. Power system studies
 
have resulted in the tentative selection of DC distribution on a single
 
bus with overcurrent and undervoltage protection features.
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SECTION 1. INTRODUCTION AND SUMMARY
 
This report covers activities performed under JPL Contract No. 952536 for
 
the period 1 October 1969 through 31 December 1969.
 
The effort of this contract is directed at designing and developing the PCE
 
(power conditioning equipment) for the TOPS concept. The function of this
 
equipment is to receive power from RTG (Radioisotope Thermoelectric Generator)
 
power sources and to condition, distribute and control this power for the
 
spacecraft loads. The TOPS mission, aimed at a tour of the outer planets,
 
will operate for an estimated 12 year period. Unique design characteristics
 
required for the power conditioning equipment result from the long mission time
 
and the need for autonomous on-board operations due to large communications
 
distances and the associated time delays of ground initiated actions.
 
The TOPS program was specifically initiated as a means for evaluating the
 
status of various subsystem technologies for extended outer planet missions.
 
This particular power conditioning equipment contract is being conducted
 
within this context. Near term objectives are to develop subsystem concepts,
 
conduct trade studies and identify and proceed with necessary technology
 
developments. Specific trade studies are concerned with the use of AC or DC
 
distributed power, the need for batteries, and the selection of bus configurations
 
which yield a high probability of mission success. Technology developments
 
pertain principally to techniques for increasing the life of power equipment
 
and devices. These include examinations of such items as circuit redundancy
 
and the possible replacement of life limited mechanical relays by solid state
 
switching devices.
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Long-term goals will be aimed at designing; building and testing power
 
conditioning equipment against detailed design requirements resulting from the
 
near-term studies and integration with the overall TOPS concept.
 
The principal accomplishments during this period are as follows:
 
* 	Principal emphasis has 'been placed'on a single bus DC distribution
 
system with overcurrent and ,undervoltage protective features.
 
* 	Present weight estimates for the power conditioning equipment 
are as follows: 
PCE within power system - 36.5 lbs. 
PCE-in other subsystems - 66.5 lbs. 
*. Thermal loading within the PCE equipment bay appears excessive;
 
alternative shunt configurations are being considered.
 
* 	Relay and semiconductor switches in quad redundancy configurations
 
were built and successfully tested.
 
9 A quad redundant shunt regulator was built and successfully tested.
 
* 	Several transformer configurations have been built and tested
 
for the TWT converter. Operation appears satisfactory though
 
efficiency is low.
 
* 	"Flat pack" thick film microcircuitry assemblies have been built
 
and tested,demonstrating their applicability for DC.to DC converters.
 
* 	A 'two-phase inverter was fabricated, tested and delivered to JPL.
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SECTION 2. STUDY APPROACH
 
Original goals inthe TOPS-PCE program were to establish component requirements
 
early in the contract period with the-objective of designing, fabricating
 
and testing three engineering model sets of-the PCE for delivery to JPL
 
by July 1970. As the result of reevaluation and extension of the overall
 
TOPS program schedule, the original goals have been modified as follows.
 
Greater emphasis isto be placed on power system requirements and definition,
 
with particular attention given to the interplay and interdependence with
 
other TOPS subsystems. As presently planned, only one breadboard set of PCE
 
will be fabricated, tested and delivered by July, 1970.
 
A Work Plan reflecting this change inemphasis is shown on Figure 2-1.
 
The activities have been divided into five categories relating to: (1)Power
 
System Requirements; (2)Power System Design; (3)Trade Studies; (4)Technology
 
Development; and (5)Program Management. A detailed description of tasks
 
within each category isprovided inTable 2-1.
 
2-1
 
TABLE 2-] - TASK DESCRIPTIONS 
NO. TASK SCOPE 
1 
1.0 Subsystem Requirements Establish load profiles, mission constraints, technical interfaces, 
environments, etc. through liaison with JPL. 
2.0 Subsystem Design Develop design of the subsystem through definition of the following: 
o 
APhysical 
2.1 System Description Electrical Configuration - Block diagrams, types of power, power level 
limitations, transient behavior 
Configuration - Size, volume, weight, thermal characteristics,localon 
Interfaces - computer, telemetry, command, attitude control, etc. 
2.2 Operational Procedures Test, ground checkout, flight operations 
2.3 Load Management Power margin analysis 
2.4 Reliability Design status evaluation, where and how redundancy should be applied. 
3.0 Trade Studies Evaluation of principal design alternatives 
3.1 Distribution Studies Select the best distribution method from the point of view of efficiency, 
flexibility, experience, reliability and any other pertinent factors. 
3.2 Energy Storage Study Synthesize two power systems with and without batteries. Compare these 
systems on the basis of weight and reliability. Provide recommendations 
as to preferred TOPS-PCE approach. 
3.3 Bus Configuration 
Study 
Evaluate several practical bus configurations from the point of view of tol­
erance to source and/or load failures and the degree to which service can 
be restored. 
3.4 Shunt Regulation 
Study 
Evaluate shunt regulation concepts from point of view of RTG protection, 
reliability, thermal load and electrical performance characteristics. 
4.0 Technology Development Identify required development items and proceed with design & breadboard 
development. 
4.1 Power Distribution Assembly 
4.2 Shunt Regulator Assembly 
4.3 TJT Converter 
4.4 Two Phase Inverter 
Assembly 
4.5 AC Power Conditioner 
4.6 DC Power Conditioners 
4.7 Power Source & Logic 
Assembly 
4.8 Subsystem tests Combine development components into a subsystem configuration & perform tests. 
4.9 Bench Test Equipment Design and build equipment for component and subsystem tests. 
4.10 Advanced Circuit 
Development 
Development of new and unique circuit concepts. 
5.0 Program Management Manage manpower resources, finances, schedules. 
C)
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SECTION 3. PROGRAM STATUS
 
This section reports on each of the task items listed in Table 2-1.
 
Task 1.0 Power System Requirements
 
Design guidelines for the TOPS Power Conditioning Equipment have been developing
 
in conjunction with overall system design guidelines for the TOPS mission.
 
At this point in the program, load estimates and sequence profiles are of
 
a preliminary nature as are interface definitions with the numerous spacecraft
 
subsystems. Some of the more important guideline factors'used for concept devel­
opment and initial sizing purposes are described below:
 
* 	Power source - 4 RTG's, each rated at 150 watts at beginning
 
of mission and 110 watts at end of mission.
 
* 	Life - 12 years.
 
* 	No batteries to be used unless higher reliability and/or mission
 
advantages can be demonstrated.
 
@ 	Reliability shall be a strong factor in the PCE design, and
 
shall be achieved through judicious part selection, use of
 
redundancy, etc. No single component failure shall cause
 
catastrophic failure of the PCE. No failure in the power
 
source shall impair operation of the PCE. Additionally,
 
redundant power supplies shall be used for all mission
 
critical subsystems.
 
o 	On/off switching shall be provided for all non-mission critical
 
subsystems.
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* 	All power on/off switches and all primary/standby unit switches
 
shall be commandable by both a primary source in the Central Computer
 
and Sequencer (CC&S) and a backup source by ground command through
 
the flight command subsystem.
 
e 	Telemetry points shall be incorporated in the PCE to provide the
 
CC&S with information on the performance of the PCE, so that in-the 
event of PCE failures the CC&S can take corrective action (switch 
to a standby unit, remove a faulted load from the bus, etc.) 
* 	 Some capability will exist in the PCE to detect faulted loads or 
PCE failures, and to remove faulted loads or switch to standby PCE
 
units in the event that the CC&S is unable to perform these functions.
 
* 	 Short circuit protection in the form of circuit breakers that may be 
reset by CC&S or ground command shall be provided for.bus protection 
at the front end of PCE power supplies: 
a) As a series element for all subsystems which are not 
mission critical; 
b) Where necessary to insure that a secondary mode of
 
operation is obtainable by either on-board logic or
 
ground command in the event of a failure in an element
 
of 	the primary mode.
 
* 	 Circuitry shall be provided to minimize power switching 
transients and to limit current in the event of a load or 
power supply fault. 
e 	Non-toggle switching shall be used so that knowledge of switch
 
status is not required and so that multiple commands can be sent.
 
3-2
 
1J85-TOPS-513
 
ITERFACE 
REQUIREMENTS 
I LOA-D L 
PROFILE CONTINUAL UPDAT Q OF REQUIREMENTS DURING PROGRAM 
[ SUBSYSTEM 
SPECS 
1.0 
2,0 
POWER SYSTEM EI 
REQUIREMENTS 
PHYSICAL 
CONSTRAINTS 
POWER SYSTEM 
DESIGNDISTRIBUTION 
IDENTIFY DESIGN 
IST CUT2ND CUT 
DESIGNDESIGN 
COMPONENT 
SPECS 
TRADE STUDIES S.0 SHUNT REG.C 
BATTERY REQUIREMENT
STUDIES 
ANALYSIS 
4.0 TECHNOLOGYDEVELOPMENT IDENTIFYREGO ElDEVELOPMENTS EI 
&
DEVELOP 
CVREADBRD 
COMPONENT 
TEST 
SUBSYSTEM 
T 
DELIVER B/B's 
TET 
SWITCHING CIRCUITR 
SHUNT REGULATOR 
TNT REGULATOR 
O-PHASE INVERTER (GYROSMOMENTUM WHEELS) 
I-pHASE INVERTER & TiR'S 
(IF AC DISTR. USED) 
CONVERTERS (IF DO DISTR. 
USED) 
TELEMETRY CONDITIONING 
CIRCUITS 
DESIGN & FAB. 
BENCH TEST 
EQIMNT 
-
5.0 PROGRAM MANAGEMENT -CONTINUING LEVEL OF EFFORT 
FIGURE 2-1 WORK FLOW DIAGRAM 
2-3 
rfwllOU F AME' jmLI)otn FRAME 74. 
IJ86-TOPS-513
 
* 	Main inverters and DC to DC converters shall be capable of free­
running should the sync signal be lost.
 
e 	Weight and volume of the PCE shall be minimized.
 
s 	Power efficiency of the PCE, including inverters, converters,
 
switches, etc., shall be maximized:
 
% Power consumption by the power switching control circuitry
 
shall be minimized.
 
* 	Immunity to spurious switch operation shall be provided.
 
* 	The type approval temperature range shall be -20C to +BOC
 
as measured at the shear plate of the power bay.
 
@ 	The regulation of the shunt-regulator shall be traded off
 
against the required regulation of the power supplies,,and an
 
optimization in terms of efficiency shall be reached.
 
* 	The nominal frequency of the two phase gyro inverter shall be
 
between 1584 Hz and 1616 Hz. The frequency tolerance of this
 
inverter shall be + 0.01%. The frequency of the two phase momentum
 
wheel inverter shall be 400 + 5% Hz.
 
a 	If an AC distribution system is used, the frequency tolerance shall be +5%.
 
* 	Load requirements as a function of mission phase are summarized on
 
Figure 3-1.
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Task 	2.0 Subsystem Design
 
2.1 	 System Description
 
Based on preliminary trade study indications,a tentative selection
 
has been made of a DC distribution system. Its principal features
 
are described below:
 
2.1.1 	Electrical Configuration
 
A block diagram of the system is shown on Figure 3-2. Four RTG's
 
are used, estimated to provide an initial output of 600 watts (150 watts
 
each) and a conservative end of life power (after about 12 years) of
 
440 watts (110 watts each). The RTG outputs are combined through iso­
lation diodes to a shunt regulated 30 VDC bus. The shunt regulator
 
maintains constant load conditions on the RTG's and is of a quad
 
redundant configuration permitting a short or oDen failure in any of its
 
sections.
 
The regulated DC power is distributed to the various loads through
 
current protection devices (which operate only as a result of load
 
short failures) and power control switches. Converters, located at the
 
loads, condition the power to the particular user voltage requirements.
 
Individual converters may serve from one to several loads depending on
 
functional and physical considerations.
 
The shunt regulator can dissipate only a portion of the largest amount
 
of excess RTG power expected during the mission. Auxiliary loads
 
operated by command or automatic on-off controls are used to absorb any
 
excess power above that dissipated in the shunt regulator. These
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auxiliary loads will be active principally early in the mission when
 
RTG output is highest.
 
Load management will be accomplished by control of the on-off switches
 
at each load. The CC&S will-be the principal source of signals
 
controlling these switches in accordance with the mission sequence. A
 
more thorough discussion of the load management concept using the CC&S
 
is provided under Task 2.3.
 
Load faults and/or overload conditions are handled in several ways.
 
First, if a specific load fails in short circuit, a current limiter on
 
the input line limits the current to a preset level, or the overcurrent
 
condition can be used to trip the control switch removing power from the
 
load. Which of the two methods should be used for particular loads
 
has not as yet been resolved. If a severe overload condition occurs,
 
possibly as a result of a fault in a load that is not current limited,
 
the system reacts through the initiation of a low voltage cutoff circuit.
 
When the system voltage is depressed to some pre-established level, this
 
circuit opens the control switches of designated non-critical loads. Power
 
is sequentially reapplied to these loads by the CC&S. By comparitg the
 
change in shunt current as power is restored to each load with prestored
 
data concerning each load, the CC&S can identify the load which has
 
caused a failure and either bypass this load or substitute a standby unit.
 
Figure 3-2, Sheet 2, shows the latest definition of loads and assigned
 
power control switches.
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2.1.2 Physical Characteristics
 
Physically the power system consists of four RTG's, a single bay
 
assembly containing the power conditioning equipment and a
 
Shunt Resistor Panel (SRP), which contains the resistors of the shunt
 
regulator and the auxiliary dissipation loads. DC to DC converters for
 
the detailed conditioning of load power are considered to be part of
 
the load subsystems. However, for comparing the system described here
 
with other candidate configurations, the converters are included as part
 
of the power system.
 
Figure 3-3 shows the physical breakdown of assemblies comprising the power
 
system. Weight, size and volume estimates for the PCE, SRP and DC to DC
 
converters are shown in Figure 3-4.
 
A preliminary thermal evaluation of the PCE bay assembly is shown on
 
Figure 3-5. This evaluation is based on limiting the dissipation from
 
the bay to 100 watts or less. As a result -f discussions at JPL, it
 
was determined that the bay thermal dissipation area will be about 225 square
 
inches and can dissipate up to 50 watts for an average equipment temperature
 
of 70'F. Itwas indicated that by utilizing other lateral regions on
 
the equipment bay, it will be feasible to dissipate around 100 watts and
 
still maintain equipment emperatures at 70'F. This is the basis for the
 
thermal breakdown shown in Figure 3-5. With the 100 watt dissipation cons­
traibt, it is necessary to remove a large portion of the potential shunt
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4 RTG's
 
POWER CONDITIONING EQUIPMENT BAY
 
Power Source and Logic Assembly
 
RTG-Diodes
 
Telemetry Monitors
 
Shunt Regulator Assembly
 
Shunt Controls
 
Auxiliary Load Controller
 
Power Distribution Assembly
 
Power Control Switches
 
Overload Protection Devices
 
Shunt Resistor Panel In other subsystems
 
Shunt Regulator Resistors DC-DC Converters
 
Auxiliary Load Resistors DC-AC Inverters
 
FIGURE 3-3 POWER SUBSYSTEM BREAKDOWN
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VOLUME, cu in. WEIGHT, lbs. 
PCE Bay Assembly
 
Power Distribution Assembly 
 780 20.0
 
Shunt Regulator Assembly 220 3.5

Power Source and Logic Assembly 120 3.0

Chassis, wiring 220 
 5.5
 
Subtotal 1340 32.0
 
Shunt Resistor Panel Assembly 650* 4.5
 
Subtotal 650 4.5
 
Conversion Equipment (Inother subsystems)1
 
TWT Converter 
 200 6.5
 
Two-Phase Inverters (8) 
 480 14.0
 
All other converters (41) 1400 46.0
 
Subtotal 2080 66.5
 
TOTALS
 
Without Conversion Equipment 1990 
 36.5
 
With Conversion Equipment 
 4070 103.0
 
* Required radiating area: 4.5 square feet 
FIGURE 3-4 PHYSICAL CHARACTERISTICS SUMMARY
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Max Thermal Dissipation, 
Watts 
Power Conditioning Equipment Bay 
Power Source and Logic 
Diodes 
Telemetry.Monitors 
Shunt Regulator Assembly 
Transistors 
Controls 
16 
4 
40 
negligible 
Power Distribution Assembly 
Switches 
Protection Devices 
PCE Total 
40 
negligible 
100 
Shunt Resistor Panel 
Active Shunt Resistors ill 
Auxiliary Loads 300 
SRP Total 411 
FIGURE 3-5 THERMAL STATUS
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regulator dissipation to another location. This is done by locating
 
the shunt resistor elements outside of the PCE bay - specifically on
 
the Shunt Resistor Panel. Because of other fixed dissipation within the
 
PCE bay, it is necessary to limit the shunt transistor dissipation to 40
 
watts. This maximum transistor dissipation occurs when the transistor
 
voltage drop is equal to the resistor voltage drop, which at 15 volts and
 
40 watts is equivalent to a resistance of 5.625 ohms. When greater overall
 
shunt dissipatfon is required, the transistor drop is decreased to a
 
minimum of 5 volts, established by the particular shunt regulator design
 
approach. At this point the respective transistor and resistor dissi­
pations are 22 watts and Ill watts for a maximum total of 133 watts.
 
A rough survey of the load profile indicates that the load may be as low
 
as 250 watts. With an RTG output of 600 watts, it would be
 
necessary to dissipate 350 watts. Since the active shunt with this thermal
 
constraintcannot handle more than 133 watts, auxiliary parasitic loads
 
of about 220 watts are required. Allowing for some margin, three
 
auxiliary loads 'of 100 watts each are tentatively selected. The resistors
 
for these loads are located on the Shunt Resistor Panel (SRP) along with
 
the active shunt resistors for a maximum dissipation capacity of 300 + 111
 
= 411 watts. Assuming an average panel temperature of IO00C and an
 
emissivity of 0.9, the required panel area is 4.5 square feet, assuming radiation
 
from only one panel surface.
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2.1.3 	 Interfaces
 
Some preliminary interface considerations with the power system are
 
discussed below:
 
A. Telemetry
 
The general concept for handling measurement data for telemetry
 
purposes will be to condition all signals to a 0 to 5 volt
 
analog signalcorresponding to the measurement range. Signal source
 
impedance will be 5000 ohms or less. Depending on the number of
 
measurements, itis possible that they will be multiplexed and
 
transmitted from the subsystem through a single coax cable as shown
 
in Figure 3-6. -This approach would also be used to route signals
 
to and from the CC&S and command subsystems. Ifthis concept is
 
adopted, the required multiplexing and modulation/demodulation
 
equipment woUld be supplied for inclusion inthe PCE equipment bay.
 
Table 3-1 isa preliminary breakdown of telemetry measurements.
 
B. Command
 
A preliminary breakdown of command requirements is shown on Table 3-2.
 
C. CC&S
 
Generally the CC&S interaction with the power system will be to
 
control the power applied to the various loads. This control will
 
depend on the particular mission sequence and the power margin
 
status. As long as sufficient margin isavailable, operations can
 
proceed according to planned sequences. Ifmargins are insufficient,
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Other 
Subsystems 
- Interface 
Power 
OUTPUTS 
Circuit 
Load 
Coax Cable 
Signal transmission 
Mod/Demod Multiplexer 
L 
A-D 
Converter 
Cneso esrmn 
INPUTS, 
mco 
FIGURE 3-6 SIGNAL INTERFACE DIAGRAM 
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TABLE 3-1 TELEMETRY MEASUREMENTS 
QUANTITY 
4 
4 
1 
I 
1 
8 
3 
80 
MEASUREMENT 
RTG output voltage 
RTG output current 
Shunt regulator current 
Main bus current 
Main bus voltage 
RTG temperature 
Auxiliary load switch 
on-off state 
User load switch 
on-off state 
RANGE 
0 to 60 volts 
0 to 10 amperes 
0 to 5 amperes 
0 to 20 amperes 
27.5 to 32.5 volts 
Later 
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TABLE 3-2 COMMAND REQUIREMENTS 
QUANTITY COMMAND FUNCTION 
3 Turn on auxiliary loads 
3 Turn off auxiliary loads 
Later Turn on user loads 
Later Turn off user loads 
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the CC&S, through stored instructions, withholds power according
 
to some priority criterion. As presently visualized, status
 
information for margin determination will be multiplexed and
 
distributed in a manner similar to the telemetry information.
 
2.2 	 Operational Procedures
 
This section will concern test, ground checkout, flight operation,
 
and associated equipment. There is no significant data-to report
 
at this time.
 
2.3 	 Load Management
 
This task will continually assess the margin status of the power system
 
by comparing its capability against power requirements. The margin
 
evaluation will take the following factors into account:
 
* Load profile information
 
* RTG time degradation
 
* Conditioning losses
 
e Contingency allowance
 
* Transient overshoot
 
Based on the latest information pertaining to these factors, Figure 3-7
 
shows the present estimate of margin status at the planet encounter times.
 
2.4 	 Reliability
 
Summary
 
Using a TOPS PCE reliability goal of 0.95, an apportionment was performed
 
to allocate reliability objectives to the five major assemblies.
 
Results of the apportionment are as follows:
 
3-18
 
600 
500 
440 ,WATTPLANETARY ENCOUNTER LOADS 
TCARACTER$STIC 
-.. 
400 SHIJT REGULATOR 
.TEEMAL DrS$4'ATION 
-
.300 ' _' 
I 
335 WATT CRUISE LOADS 
-
I 
---- I 
200 
-
l00 
-
cI 
0*10 
0 
_ 
23 4 5 6 
 7 8 2 10 11 12 
TIME IN YEARS FROM LAUNCH
 
PTfIIRF 3-7 POWER MARGIN STATUS
 
1J86-TOPS-513
 
TABLE 3-3 RELIABILITY APPORTIONMENT
 
RELIABILITY OBJECTIVE
ASSEMBLY 

.991
Power Source and Logic 

Shunt Regulator 	 .989
 
.991
Main Inverter 

Power Distribution 
 .987
 
.991
Two-Phase Inverter 
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The above values will be updated when more detailed design definition
 
of the assemblies permits a reevaluation of the factors used for computing
 
the apportionment. The apportionment method Is discussed in Appendix A.
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Task 	3. Trade Studies
 
The status of trade studies effecting system design selection ispresented
 
below:
 
3.1 	-Distribution Studies
 
This trade study concerns the question'of whether AC or DC isthe
 
preferred form of power distribution. Results thus far favor the DC
 
distribution option because of lower weight and higher efficiency.
 
These differences arise principally from the additional stage of
 
transformation required with the AC distribution method. There are
 
additional factors to be studied before a final selection is
 
made. These concern the following:
 
A. Redundancy
 
When the spacecraft loads are more firmly established, including
 
the intended use of load redundancies, itwill be possible to more
 
accurately determine the number of converters that would be required
 
for a DC distribution approach. Practical considerations of operating
 
several loads from a common converter will be considered in estab­
lishing this number. Standby or functional redundancy will be taken
 
into account where this approach is not practical. The AC distribution
 
method will be similarly evaluated. From these more developed AC
 
and DC distribution models, reliability, weight and efficiency
 
factors will be reevaluated.
 
B. Design Flexibility
 
Probably the greatest merit of the AC distribution method lies in its
 
insensitivity to load design changes, i.e., its flexibility in
 
adapting to changed load requirements. The effect of user changes
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are 	usually limited to,the transformer/rectifier serving the par­
ticular user. With the DC distribution methodload changes will also
 
generally affect only one converter. Since converters contain
 
more circuitry than transformer-rectifiers,the effect of load changes
 
may 	be more involved. In studying possible converter configurations
 
for the TOPS-PCE, it is believed that the design can be modularized
 
to use standard assemblies with the exception of the transformer
 
and rectifier elements. Since these are the identical elements
 
affected by changes in the AC system, it is believed that the standard
 
module approach for DC to DC converters will permit changes to be
 
accommodated with similar ease. These ideas are being evaluated
 
presently.
 
3.2 	 Energy Storage Study
 
One of the guidelines used on TOPS is to design the spacecraft and mission
 
sequences without dependence on battery energy storage. This is largely
 
due 	to uncertainties in predicting battery performance over a 12 year period.
 
The purpose of this study task is tomview constraints relative to battery
 
requirements, develop power system designs with and without batteries,
 
evaluate their impact on the spacecraft and mission design,and thereby
 
determine whether the no-battery guideline is valid.
 
The study approach will be as follows:
 
Develop sufficient understanding of the mission to determine when
 
and how battery power would be used.
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Develop power system design concepts with and without batteries.
 
Regarding battery design; analyze the range of possible configurations
 
considering the number of series cells and ampere-hour sizes or
 
reliability.
 
Compare the power system designs with and without batteries in terms
 
of general physical and electrical characteristics andestimate
 
their impact on mission capability.
 
Effort so far on this study has been principallv devnted tn Ttpm C Fbe
 
concerning battery design. Battery reliability trades are discussed
 
inAppendix B.
 
3.3 	 Bus Configuration Study
 
Several evaluations have been completed and others are underway concerning
 
the bus configuration selection. A variety of RTG/bus arrangements are
 
considered inAppendix C. The general conclusion is that a single bus
 
configuration provides the most suitable arrangement. Appendix D
 
considers the merits of RTG diode protection and indicates under what
 
conditions the use of diodes is desirable.
 
The results of other subtasks are too preliminary other than to report
 
their general objectives. Based on the single bus conclusion, a relia­
bility study is proceeding to evaluate two basic single bus variations.
 
One uses current limiting devices at all loads as a means of providing
 
load 	fault protection; a second approach considers the use of only
 
several current limit devices to assure the provision of power to the
 
CC&S under load fault conditions.­
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3.4 Shunt Regulation Study
 
The purpose of this study is to determine the most effective means for
 
accommodating the RTG's by assuring proper load conditions for the
 
expected modes of operation. The name of the study results from the
 
fact that linear shunt regulation appears to be the best method for pro­
viding the desired operating conditions. This conclusion is the result
 
of comparing several methods as described in Appendix E.
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The equipment bay constraints being considered for the TOPS-PCE will not
 
allow the use of a fully integrated linear shunt regulator for the expected
 
range of thermal dissipation.
 
This problem was discussed earlier under Task 2.1 and related to the maximum
 
transistor dissipation that could be accommodated within the equipment bay.
 
For long-life goals it is desirable to locate transistors within a temperature
 
controlled region. Resistors are not as critical in this regard and therefore
 
the approach is to accommodate resistor dissipation on a separate environmentally
 
exposed panel, thereby reducing the thermal burden on the PCE bay. In spite of
 
this alleviation, the transistor dissipation would still be excessive. For this
 
reason it was necessary to reduce the active shunt capability and add auxiliary
 
loads to maintain the overall system dissipation capability. The auxiliary load
 
resistors would also be located on an exposed panel and would be controlled by
 
switches located in the PCE bay. Since such switches (solid state or relay
 
types) are either fully on or off, they dissipate negligible power.
 
The auxiliary load approach requires some control method for determining when the
 
auxiliary loads should be applied or removed. Itmay be possible to implement
 
this control by around command or, knowing the load profile and RTG nerformance
 
in advance., it may be feasible to program these loads with the CC&S. An
 
alternative method of control may be to switch in each auxiliary load at discrete
 
levels within the band of main bus voltage regulation. At the highest
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error level all auxiliary loads would be switched inwith the active shunt
 
load also near its highest value; As the voltage decreases bec&use of
 
higher power demands, the active shunt is gradually unloaded. At'some
 
discrete level, one of the auxiliary loads is abruptly interrupted and the
 
active shunt readjusts to absorb this incremented power. As the voltage
 
decreases further because of higher demands, the active shunt is again
 
gradually unloaded, the second auxiliary load is interrupted, and so on
 
through the additional auxiliary loads. Some deadband will be required
 
to avoid instabilities that might result with turning the auxiliary
 
loads on or off.
 
Circuit concepts and general system implications of-the above possibilities
 
will be examined inthis coming period.
 
Appendix F presents some supporting data on the thermal performance
 
of shunt regulator elements.
 
Task 4.0 Technology Development
 
The following sections report on the status of technology developments
 
undertaken thus far in the program. For the most part these developments
 
concern circuit designsfor the various power conditioning elements.
 
These designs are being perfected to a breadboard-demonstration stage.
 
Together with the system definition activity, this technology development
 
effort will serve to define PCE hardware requirements in a later phase
 
of the TOPS program.
 
To provide some perspective, the technology developments are discussed
 
as they relate to each functional block of the PCE. Thus, switch
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developments are discussed as part of the Power Distribution Assembly
 
since the majority of these switches will be contained in that
 
assembly. A summary of the presently defined function and design
 
approach for each functional block precedes the technology status
 
discussion.
 
4.1 	 Power Distribution Assembly
 
Function
 
* Houses power control switching devices
 
@ Number of switching circuits: 90
 
* Type power:
 
(typical) 	 30 VDC
 
50 VAC, 4096 Hz
 
o Switch ratings: 	 up to 5 amperes
 
* 	Control signal: 5 VDC, Transistor-Transistor Logic (TTL)
 
30 millisecond pulse
 
* 	Protective features: Current limit
 
Current trip
 
* 	Transient suppression: Ramp-on and
 
Ramp-off features
 
Approach
 
* 	Analyze AC and DC switching circuitry features:
 
Redundancy
 
Ramp turn-on
 
Ramp turn-off
 
Overcurrent limit
 
Overcurrent trip
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Build, test and deliver:
 
- A quad relay switch, applicable to AC and DC distribution, 
with an overcurrent trip on DC only. 
- A quad semiconductor switch, applicable to DC only, with an 
overcurrent trip, and an isolated light driver. 
- An AC static switch, current limited, foldback or overcurrent 
trip, with both saturable reactor and silicon controlled rectifier 
as candidates in a fifty volt RMS system. 
Status
 
o 	Requirements for toggle command have been deleted.
 
a 	Quad relay and semiconductor switches with overcurrent protection
 
for use with DC power were built and successfully tested. Results
 
are discussed in Appendix G.
 
* 	A saturable reactor AC static switch with current limiting was
 
breadboarded and will be tested.
 
4.2 	 Shunt Regulator Assembly
 
Function
 
* 	 Maintains constant RTG operating conditions by regulating voltage 
and absorbing excess power.
 
a Regulation: 30 VDC + 1%
 
@ Excess power: 350 watts
 
e Losses (with no shunting): 0.5 watts
 
* 	Dynamic impedance: 0.1 ohms (0to 1 MHz)
 
* 	Transient response: Recover to within regulation in one millisecond
 
for a step load change of 270 watts.
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Approach
 
m 	Develop and test a breadboard shut regulator with emphasis on
 
quad redundancy features i.e., a design that can accept either
 
a short or openof any single part.
 
The quad shunt regulator buil.t in the previous quarter was
 
completely tested. The results of this testing are reported
 
in Appendix H.
 
4.3 TWT Converter
 
Function
 
* 	Provides DC toDC conversion of electrical power to satisfy
 
traveling wave tube requirements.
 
@ Input voltage: 30 VDC + 1%
 
* 	Output voltage
 
Helix: 3400 to 3500 VDC, settable within 0.2%; regulation
 
+ 0.5%; ripple 1.0 volt peak to peak. 
Collector: 1425 to 1525 VDC, settable within 0.5%; regulation +1.0%; 
ripple 2.0 volts peak to peak. 
Anode: 100 to 400 VDC, settable within 5.0 volts; regulation 
+1.0%; ripple 1.0 volt peak to peak.
 
Filament: 5.0 to 5.5 volts rms, settable within 0.1 volts; regulation
 
+ 	3.0%. 
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* 	Current
 
Helix: 2 to 5 milliamperes
 
Collector: 43 to 48 milliamperes'
 
Anode: 0.2 milliamperes
 
Filament: 220 milliamperes with a 400 milliampere limit
 
* 	Operation required through atmospheric pressure decrease.
 
Approach
 
a Develop and test a breadboard unit with emphasis on transformer
 
design and fabrication techniques and the high voltage series
 
regulator.
 
Status
 
a Circuit designs were developed for the TWT converter as described
 
in Appendix I.
 
a Seven transformer configurations have been built and tested with
 
varying degrees of success. Latest version shows satisfactory
 
operation though efficiency is low (70% against a goal of 90% for
 
the overall supply).
 
* 	Two series regulator circuits have been built and tested. Improve­
ments in converter filter characteristics are required to attenuate
 
the input ripple to the series regulators.
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4.4 Two-Phase Inverters
 
Function
 
* 	Provides two phase DC to AC conversion for gyros and momentum
 
flywheels.
 
* 	Requirements
 
GYROS WHEELS
 
Power rating, continuous 12 watts 11 watts
 
Power rating, peak 20 watts 11 watts
 
Frequency 1600 Hz 400 Hz
 
Electrical configuration 3 wire 4 wire
 
Command logic 5 v. TTL 5 v. TTL
 
No 	 Yes -Phase reversal 

200 ms pulses
Inhibit override None 

Yes
Free run Yes 

Output isolation Yes Not required
 
Output voltage 26 VAC+5% 26 VAC+5%
 
Free run frequency 1600 Hz+O, -2% 400 Hz +5%
 
Frequency stability +0.5% Not required
 
Approach
 
* 	Develop, test and deliver breadboard inverters (I each for gyros
 
and momentum wheels)
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Status
 
o 	A breadboard unit was built and tested to the requirements defined
 
early in the program. No unique technology problems were
 
identified. New designs will be developed and built to the
 
requirements described above.
 
A 	discussion of alternative AC motor drive circuits is presented
 
in Appendix J.
 
4.5 	 AC Power Conditioners
 
Function
 
e Two steps are involved:
 
(1) Invert power from regulated DC to AC for general
 
distribution to the loads.
 
(2) 	At each load, transform and rectify to multiple voltage levels.
 
* 	Inverter input voltage: 30 VDC + 1% 
* 	Inverter output voltage: tentatively at 50 volts rms', square wave,
 
8192 Hz
 
e Inverter to free run with loss of timing signal.
 
Approach
 
a 	Build and test one inverter and three transformer-rectifiers for
 
purposes of comparing weight, efficiency and electrical performance
 
with the DC to DC converters. Inverter and transformer-rectifiers
 
are to furnish the loads listed in Table 3-4.
 
Status
 
e No activity to report.
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TABLE 3-4
 
AC POWER CONDITIONING REQUIREMENTS
 
OUTPUT PERCENT POWER
 
INVERTER TRANSFORMER-RECTIFIER VOLTAGE REGULATION WATTS
 
Input Voltage: No. 1 Science +5 +10 15.75
 
Data Subsystem +15 T5 1.5
 
30 VDC +1% -15 T5 1.5
 
No. 2 DC +8 +1 .4 
Output Voltage: Magnetometer -8 +I .4 
Experiment +12 +1 .4 
50 VAC RMS +2% -12 W1 .4 
-+25 T.o .2 
square wave -25 +.O1 .2 
+5 5" .3 
Output Power: No. 3 Tracking +6 +2 2.0
 
Receiver -6
 
6 watts minimum +15
 
-15
 
60 watts maximum
 
Output Frequency:
 
8192 Hertz +5%
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4.6 	 DC Power Conditioners
 
Function
 
e Convert from regulated 30 VDC to user voltage levels.
 
@ Separate converters-to be used at each load or functional
 
load group.
 
a All switching frequencies to be synchronized by single clock signal.
 
* -Converters to free run with loss of timing signal.
 
Approach
 
* 	Build and test three converters for comparison of weight, efficiency,
 
and electrical performance with inverters and transformer-rectifiers.
 
Loads are to be as shown for Task 4.5.
 
Status
 
& 	Theelectronic portion of the converter has been packaged using
 
thick film microcircuitry techniques. Three such "flat pack" units
 
have been built and functional tests were performed demonstrating
 
feasibility. Some of the current paths must be reconfigured to
 
reduce resistance.
 
* 	No further effort will be expended on the flat-pack technology.
 
The three converters for comparison with inverters and transformer­
rectifiers will be built using discrete piece part packaging methods.
 
e 	Design factors to be considered for DC to DC converters are discussed
 
in AppendixK.
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4.7 	 Power Source and Logic
 
Function
 
a 	Houses RTG isolation diodes, telemetry conditioning circuitry, and
 
fault detection circuitry.
 
Approach
 
* 	Design and build breadboards of unique circuit elements, such as
 
voltage monitors, current monitors, and fault detection circuits
 
Status
 
e No activity has been initiated.
 
4.8 Subsystem Tests
 
These tests will be conducted to demonstrate the power system design
 
concept using the breadboard assemblies of specific components.
 
No activity has been initiated on this task.
 
4.9 	 Bench Test Equipment
 
This equipment will be built and used in conjunction with the
 
subsystem tests (Task 4.8). No activity has been initiated on
 
this task.
 
4.10 	Advanced Circuit Development
 
Specific activity relating to this task is reported under Task 4.6
 
covering thick film microcircuitry packaging methods.
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SECTION 4. PLANNED FOLLOW-ON ACTIVITIES
 
Scheduled tasks activities for the coming quarter are shown on
 
Figure 4-1. The planned activities 

Task 

1.0 Subsystem Requirements 

2.0 Subsystem Design
 
2.1 System Description 

2.2 Operational procedures 

2.3 Load Management 

2.4 Reliability 

3.0 Trade Studies
 
3.1 Distribution Studies 

3.2 Energy Storage 'Study 

are described below:
 
Activity
 
Sustaining effort for updating load
 
profiles and interface requirements.
 
Provide updated descriptions of AC and
 
DC power system versions.
 
Provide first cut description of
 
ground, launch and flight operations
 
including ground equipment identification.
 
Update margin assessment using latest
 
RTG output information, load profiles
 
and conversion efficiencies based on
 
test data, if available.
 
Calculate reliability vs mission time
 
for the preferred design.
 
Complete AC vs DC trade by comparing weight,
 
power and reliability.
 
Compare systems with and without batteries
 
for the ascent and encounter phases.
 
Consider separately the need for batteries
 
if no RTG power is available during launch.
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Task Activity 
3.3 Bus Configuration Make final selection and provide 
supporting trade study data. 
3.4 Shunt Regulator Study Define the logic and operational require­
ments for auxiliary load implementation. 
4.0 Technology Development 
4.1 Power Distribution Assembly Complete breadboard demonstration of AC 
static switch. 
4.2 Shunt Regulator Assembly Complete EtAP response analysis. 
4.3 TWT Converter Complete the converter breadboard. 
4.4 Two-Phase Inverter Build a second breadboard and modify 
the first breadboard. 
4.5 AC Power Conditioners No activity planned. 
4.6 DC Power Conditioners Fabricate and test 3 converters. 
4.7 Power Source and Logic 
Assembly Design and test typical telemetry circuits. 
4.8 Subsystem Tests No activity planned. 
4.9 Bench Test Equipment Generate parts list and order parts. 
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5.0 CONCLUSIONS
 
The early phases of this program have been mostly concerned with developing
 
circuits and devices to meet the extended life requirement of the TOPS mission.
 
Concerning this aspect of the program, the principal conclusions are:
 
s 	No severe technological problems associated with extended life
 
capability have been encountered.
 
* 	The design of a high voltage transformer for the TWT converter
 
has proven to be difficult. Some degree of success has been reached
 
and further work is proceeding.
 
e Circuit redundancy techniques are practical and have been
 
successfully applied to solid-state and relay switching devices,
 
and the shunt regulator.
 
Greater emphasis ispresently being placed on system studies for defining the
 
power system. A number of specific studies are in process. Preliminary findings
 
are as follows:
 
* 	As a result of recent briefings on the RTG status, it is possible
 
that power will not be available or may be severely limited during
 
the launch phase.
 
* 	The range of required shunt heat dissipation appears large and may
 
necessitate that the dissipation elements be located on surfaces
 
external to the equipment bay.
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SECTION 6 NEW TECHNOLOGY
 
No items of new technology have been identified during the period covered
 
by this report.
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18. 	TOPS-4-2001 Functional Req., TOPS Flight Equipment Structure Subsystem,
 
10 September 1969.
 
19. 	 TOPS-4-2004 Functional Req., TOPS Power Subsystem, June 10, 1969.
 
20. 	 TOPS-4-2010 Functional Req., TOPS Flight Equipment Propulsion Equipment,
 
23 September 1969.
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21. 	 TOPS-4-2011 Functional Req., TOPS Temperature Control Subsystem,
 
14 October 1969.
 
22. 	 TOPS-4-2017 Functional Req., TOPS Flight Equipment S/X Band Antenna
 
System, 14 October 1969.
 
23. 	 TOPS-4-2018 Functional Req., TOPS Meteoroid Protection Subsystem,
 
15 October 1969.
 
24. 	 TOPS Power Profile dated 21 March 1968.
 
25. 	 TOPS Power Subsystem Requirements dated 10 April 1969.
 
26. 	 Power Profile dated-27 June 1969.
 
27. 	 TOPS Power Subsystem Requirements dated 8 July 1969.
 
28. 	 Power Profile and Allocation dated 4 August 1969.
 
29. 	 RTG Power Requirements by Mission Phase dated 20 October 1969.
 
30. 	 Load Criticality List (TOPS) dated 1 August 1969.
 
31. 	 TOPS Flight Sequence 20 March 1969.
 
32. 	 TOPS Flight Sequence 31 March 1969.
 
33. 	 TOPS Electronic Packaging Preliminary Layout dated 1 October 1969.
 
34. 	 Guidelines for Magnetic Control of TOPS Hardware, by J.G. Bastow,
 
23 May 1969.
 
35. 	 Performance Characteristics of 'aSilicon-Germanium RTG in Long-Term
 
Operation dated 29 April 1969.
 
36. 	 Traveling-Wave Tube Amplifier Power Supply, Detail Specification for,
 
dated 11 December 1969.
 
37: 	 TOPS Power Switching,,by Dean Anderson, dated 22 September 1969.
 
38. 	 Computational Requirements of the Power Subsystem, Preliminary, dated
 
17 December 1969.
 
39. 	 A Redundant Shunt Regulator Concept, dated 18 December 1969.
 
40. 	 TOPS Recoimmended Parts Failure Rate Data dated 10 April 1969.
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41. 	 Preferred Parts List JPL Spec. ZPP-2061-PPL-K dated 1 July 1969.
 
42. 	 Candidates for the TOPS Recommended Parts List dated 31 December 1968.
 
43. 	 Screening Requirements for Electronic Parts, General Specification dated
 
25 April 1966.
 
44. 	 Failure Rate for Mariner Mars Power System Study.
 
45. 	 Mariner Mars 1969 Electrical Interface and Electrical Grounding dated
 
25 September 1968.
 
46. 	 Mariner Mars 1969 Electrical Interface and Electrical Grounding,
 
29 February 1968.
 
47. 	 Major System Design Problems for Deep Space Probes by William J. Dixon
 
AIAA Paper No. 66-887 December 1967.
 
48. 	 To the Outer Planets by James E. Long, Astronautics and Aeronautics -

June 1969.
 
49.-	 Design of an Unmanned, Automated Spacecraft for the Grand Tour by
 
L. E. Hove, IAF Paper No. AS45 October 1968.
 
50. 	 Earth-Based Navigational Capabilities for Planetary Missions by
 
T. W. Hamilton, AIAA Paper No. 68-852 - August 1968.
 
51. 	 Trajectory Analysis of a Grand Tour Mission to the Outer Planets by
 
Louis Kingsland, Jr., AIAA Paper No. 68-1055 - October 1968.
 
52. 	 Automatic Maintenance of Aerospace Computers and Spacecraft Information
 
and Control Systems., by Avizienis, Mathur, Rennels and Rohr.
 
53. 	 TOPS Power Subsystem Development Program dated 20 November 1969.
 
54. 	An Unorthodox Transformer for Free-Running Inverters, by Francis C.
 
Schwartz, 4 August 1969.
 
55. 	 AC Current Limiters, Wilorco, Inc., dated 27 June 1969.
 
56. 	 Bi-Weekly Progress Review Meeting Minutes - 8 May 1969.
 
57. 	 Minutes of an Informal Meeting at ERC - 14 May 1969.
 
58. 	 Bi-Weekly Progress Review Meeting Minutes - 26 May 1969.
 
59. 	 Bi-Weekly Progress Review Meeting Minutes - 12 June 1969.
 
7 -3
 
1J86-TOPS-513
 
60. 	 Bi-Weekly Progress Review Meeting Minutes - 1 July 1969.
 
61. 	 Bi-Weekly Progress Review Meeting.Minutes - 14 July 1969.
 
62. 	 Bi-Weekly Progress Review Meeting Minutes - 4 August 1969.
 
63. 	 Bi-Weekly Progress Review Meeting Minutes - 19 August 1969.
 
64. 	 Bi-Weekly Progress Review Meeting Minutes - 16 September 1969.
 
65. 	 Bi-Weekly Progress Review Meeting Minutes - 6 October 1969.
 
66. 	 Bi-Weekly Progress Review Meeting Minutes - 22 October 1969.
 
67. 	 Bi-Weekly Progress Review Meeting Minutes - 5 November 1969.
 
68. 	 Bi-Weekly Progress Review Meeting Minutes - 11 December 1969.
 
69. 	 Document 1030-26, Specification for Research and Advanced Development
 
Technical Reports prepared by JPL Contractors, dated 1 June 1969.
 
70. 	 Specification for R&D Technical Reports Document 1000-8 dated
 
1 January 1967.
 
71. 	 ERC/JPL Agreement for Power Processing Support of the TOPS Project
 
dated 17 April 1969.
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APPENDIX A. RELIABILITY APPORTIONMENT METHOD
 
The method used for apportioning the PCE reliability goal is based on the
 
two major considerations of the relative importance of each assembly in
 
performing the PCE function, and the relative potential operational relia­
bility of each assembly. For the first of these it is desirable that the
 
assemblies having a more important role in accomplishing the PCE function
 
be allocated higher reliability goals. Similarly, for the second consid­
eration, the assemblies capable of providing higher reliability due to
 
inherent design characteristics and operational conditions should be assigned
 
higher reliability goals.
 
A functional block diagram of the PCE is shown in Figure A-1. The factors
 
selected to represent the apportionment as discussed above and the values
 
assigned for each assembly are shown in Table A-1.
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POWER SOURCE AND LOGIC 
s Provides isolation 
and shorting for RTG 
* Provides control for 

selection of RTG or 

ground power
 
s Provides signal
 
conditioning for RTG
 
telemetry data
 
NiiSHUNT REGULATOR 

* Provides constant 

voltage current sink 

for RTG.power 

MAIN INVERTER 	 POWER DISTRIBUTION
 
a 	Converts DC bus voltage e Controls and 
to square wave AC distributes power 
a 	Provides reference to loads
 
frequency source
 
TWO-PHASE INVERTER
 
a 	Provides power for
 
gyros and momentum
 
wheels
 
C-, 
FIGURE A-1
 
TOPS-PCE FUNCTIONAL BLOCK DIAGRAM
 C,­
*TABLE A-i TOPS-PCE APPORTIONMENT FACTORS 
IMPORTANCE FACTORS RELIABILITY FACTORS-, 
INTERACTION NUMBER OF RELATIVE DUTY -
ASSEMBLY FACTOR FUNCTIONS COMPLEXITY CYCLE 
POWER SOURCE AND LOGIC 5 3 .50 1.00 
SHUNT REGULATOR 2 1 .10 1.00 
MAIN INVERTER 2 2 .20 1.00 
POWER DISTRIBUTION 1 1 1.00 .01 
______________________________________________________ 
-------- -.-------. 
..-
TWO-PHASE INVERTER 2 1 .40 .20 
c" 
co 
m 
c-.­
0 
"o 
0) 
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The interaction factor is a measure of the degree to which each assembly
 
affects the performance of other assemblies and is obtained from Figure A-I.
 
The interaction factor for each assembly is the total number of assemblies
 
directly dependent on it for operation, including itself, and is computed as
 
the number of arrows leaving the assembly, plus one.
 
as shown on Figure A-I.
The number of functions performed by each assembly is 

gross estimate of the relative complexity of each
The complexity factor is a 

assembly on a scale of 1.0 for the most complex.
 
The duty cycle factor is the estimated fraction of time that the assembly is
 
expected to operate during the mission, using a scale of 1.0 for full time
 
operation.
 
Two basic models were considered for computing the apportionment. In one model
 
the apportionment factors are added for computing weighting factors, and in the
 
other model they are multiplied. The latter approach tends to provide a greater
 
dispersion in the apportioned values. The PCE apportionment was performed using
 
both methods with the objective of selecting the more suitable one.
 
The general model used for computing the apportionment is as follows: 
Ri Rs (I + 
where:
 
'' 
Ri = Reliability apportionment for the "ith assembly
 
Rs = TOPS-PCE System Reliability goal, 0.95. 
Wi = Importance weighting factors for assembly "i".
 
Xi = Reliability weighting factors for assembly "i". 
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Wi 
ADDITIVE MODEL 
(F1 + F2) )7, [FF ) MULTIPLICATIVE MODEL F 2)i X F ] 
Xi (F4 + F5 )i 
1(F 4 + F5) i 
(F4 x F5) 
j(F4 x F5) i 
Rnd: 
F1 
F2 
F3 
F4 
= 
= 
= 
= 
Value of the interaction factor 
Value of the number of functions factor 
Value of the complexity factor 
Value of the duty cycle factor 
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For performing the computations, the importance factors were normalized to
 
show the highest value as 1.0 and the remaining values were scaled proportion­
ally. The reliability factors were already scaledin this manner. The overall
 
effect of this scaling is to give equal weight to each of the factors when
 
used in the additive model.
 
The apportionment results are shown inTable A-2 for the additive model and
 
inTable A-3 for the multiplication model.
 
For analyzing the results of the two methods it is useful to compare the
 
"probability of failure" values (I- Reliability), as follows:
 
PROBABILITY OF FAILURE
 
ADDITION MULTIPLICATION 
ASSEMBLY METHOD METHOD DIFFERENCE % CHANGE 
Power Source and 
Logic .0092 .0150 +.0058 +63 
Shunt Regulator .0109 .0084 -.0025 -23 
Main Inverter .0094 .0085 -.0009 -10 
Power Distribution .0127 .0113 -.0014 -11 
Two-Phase Inverter .0086 .0078 -.0008 - 9 
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The major differences are a higher apportioned reliability for the Shunt
 
Regulator, and a lower value for the Power Source and Logic, when the multi­
plication method is Used. The maximum difference, however, (.0058) is less
 
than 12% of the total allowable unreliability (.0058/.05 = .Il6)Yand
 
therefore there is little value in seeking justification f6r preferring one
 
method to the other.
 
The results using the addition model-will, therefore, be used since this
 
method offers the additional flexibility of weighting the individual factors
 
if this becomes desirable.
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ASSEMBLY 

A. Power Source 

and Logic 

B. Shunt Regulator 

C. Main Inverter 

D. Power Distri­
bution 

E. Two-Phase
 
Inverter 

TABLE A-2 ADDITION MODEL RELIABILITY APPORTIONMENT
 
IMPORTANCE FACTORS RELIABILITY FACTORS
 
F1 F Fl+F2 I W F F5 F4+F5 X 

Interaction Numbgr of Sum of i Relative CompLexity Duty Sum of iRelative 

Factor Functions Factors Weight Factor Cycle Factors Weight 

I 018 
1.00 1.OO 2.00 12.122 .50 1'.'00 1.50 .277 

.40 .33 .73 4.425 .10 1.00 1 1.10 .203

----. ' I
_______ ___"°°____­
.40 .67 1.07 6.485 .20 1.00 1.20 .222. 

.20 .33 .53 3.212 1.00 .01 1.01 187
I 

__-o. 
.40 .33 .73 j 4.425 ;40 .20 .60 1 .111 

Ri = .95
 
Wi = (F1 + F2)i't
 
Xi = (F4 + F5 )i 

.(F4 + F5) i 

I 

R
 
Apportioned
 
Reliability
 
.9908
 
.9891
 
.9906
 
.9873
 
.9914
 
C­0o 
-, 
C 
TABLE A-3 MULTIPLICATION MODEL RELIABILITY APPORTIONMENT 
ASSEMBLY 
IMPORTANCE FACTORS 
I I 
F1 F2 FlXF2 
Interaction Number of Product 
Factor Functions I of 
Factors 
W 
Relative 
Weight 
RELIABILITY 
F F5 
Complexity Duty 
Factor Cycle 
FACTORS 
F4xF5 X 
Product Relative 
of Weight 
Factors 
R 
Apportioned 
Reliability 
A. Power Source 
and Logic 1.00 1 l.00 1.00 35.0344 .50 1.00 .50 .5618 .9850 
B. Shunt Regulator .40 .33 I .132 4:6245 .10 1.00 .10 .1124 .9916 
C. Main Inverter .40 .67 .268 9.3891 .20 1.00 .20 .2247 .9915 
D. Power Distri­
bution .20 .33 .066 2.3122 1.00 .01 .01 .0112 .9887 
E. Two-Phase 
Inverter .40 .33 .132 4.6245 .40 1.20 .08 .0899 .9922 
Ri = .95 EWi + 21 
Wi = (Fl x F2 )i 4 
[C _______ 
F1 x F2 ]iU C 
Xi = (F4 X F5) i 
(F4 x F,) i 
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APPENDIX B PRELIMINARY RELIABILITY ASSESSMENT FOR NICKEL CADMIUM BATTERIES
 
Reliability data for aerospace battery systems for a time period of 12-years
 
is not available, but a preliminary assessment has been made based on
 
published cell failure rates for one to six years, and extrapolated to 12 years
 
Csee Figure B-1). The resulting reliability numbers may be optimistic, but
 
provide a basis for further study and point out the advantages of reducing
 
the number of series cells in a battery. The "high voltage divergence"
 
failure mode shown on Figure B-1 was not considered in the analysis since
 
it was assumed that the low rate battery charging used in this type of
 
application would not lead to this problem. The other three failure modes
 
shown on Figure B-1 were summed up to produce Figure B-2. In this analysis
 
it is assumed that the failure of any one cell by any of the failure modes is
 
a failure of the battery.
 
Figures B-3, B-4 and B-5 are the calculated results using only the failure
 
rates from Figure B-2. For a 12 year requirement, it is of interest to see
 
the great impact of the number of cells in series. The curves indicating 2,
 
4 and 8 batteries were calculated on the basis that one battery is required
 
and all additional batteries are redundant. The 9 year and 6 year reliability
 
calculations were made primarily to derive the curves in Figure B-6 to show
 
the decreasing reliability with life requirement. The curves of Figure B-6
 
for two 4-tell batteries and, two 20-cell batteries are cross plots from
 
Figures B-3, B-4 and B-5; and any other combination of series cells and
 
redundant batteries can be plotted similarly. One of the questions raised by
 
this analysis is, "What is an acceptable reliability for a 12 year mission?"
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APPENDIX C COMPARISON OF BUS CONFIGURATIONS
 
With the use of three or more power sources, several electrical configurations
 
are considered for supplying the load under all conditions. For describing
 
those configurations, it is desirable to categorize all loads into-three
 
classifications; essential to spacecraft survival, critical to mission
 
performance, and non-critical.
 
Figure C-I shows a simple, isolated, multiple bus configuration with three
 
separate power flow paths, completely redundant. This configuration assumes
 
that the loads can be divided into three equal sets, and loss of any single
 
set would not cause a complete loss of mission capability.
 
Figure C-2 shows a bus implementation in which all essential and all critical
 
loads are supplied from a single bus powered from any one or combination of
 
three RTG's. Failure in any non-critical load takes out, at most, one RTG
 
and the non-critical bus involved. Failure of any RTG results in the loss of
 
capacity of only that RTG. A failure on the critical bus effectively shorts
 
all RTG's, however.
 
Figure C-3 shows how some of the non-critical loads on a bus with a faulted RTG
 
can be powered from the non-critical bus. This presumes that command access
 
will allow some of the non-critical loads on both buses to be turned off. A
 
cross-over switch is provided so that some of the loads on both non-critical
 
buses can be furnished from a single RTG in a powered-down mode.
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Itmay be noted that the individual bus shunt regulator can be placed on
 
either side of the isolation diode. The downstream side placement provides
 
the best voltage regulation, since the variation in forward voltage drop of
 
the diode with load and temperature can be corrected by the shunt regulator
 
on each bus. The disadvantage is that a shorted regulator can short out its
 
bus, and that the power handling capacity of the critical bus regulator must
 
include that power that could come from either of the other two buses in the
 
event of regulator failure open, or mismatch in voltage setting.
 
The three regulators required for any split bus configuration must have a higher
 
total power handling capacity, and thus will be larger and heavier than a single
 
regulator. For total mission success, the multiple regulator configuration is
 
less reliable than a single regulator. The basic quad redundant regulator was
 
simplified to one transistor per block and one third of the basic resistors,
 
for a modified reliability of 0.9836. For three regulators in the multiple
 
bus configuration, the relative reliability is 0.9684.
 
One additional disadvantage of the arrangement is that the loads do not split
 
up conveniently into three equal groups. In fact, the required power level for
 
any grouping varies from mode to mode. Any such load division reduces opera­
tional flexibility and growth capability, and increases the margin required for
 
the flight power source.
 
Figure C-4 is an elaboration of Figure C-2 to include a low voltage sensing
 
circuit which can interrupt selected non-critical loads if voltage falls below
 
specification on the essential bus. This establishes priority and automatic
 
load scheduling for a minor decrease in available power or an increase in
 
required load. The same considerations exist for shunt regulators, isolation
 
C-5
 
ON-CRITICAL ANON-
 Ii CRITI CAL 
ENA--BESSENTIAL 
RTG 2 ... NNCIIA UA BNN
 
CRITICAL
I, 

CF
 
NO-RTCLBSBNON- a(n 
RTG 3CRITICAL 
Figure C-4 Protected Multiple Bus Configuration 
1J86-TOPS-513
 
diodes, and RTG's. Figure C-5 shows how the same protection can be provided to
 
the multiple bus with power cross-over. Diode logic can be used to establish
 
power flow priority as shown in Figure C-6. Here, the essential bus can be
 
powered from any RTG; the critical bus from its own RTG or from the non-critical
 
bus; and the non-critical bus can be powered only from its own source. Figure C-7
 
provides low voltage sensing and provision to turn off non-critical loads in
 
the event of an under voltage condition on the essential bus, CLVCO).
 
Figure C-8 depicts a simple single bus configuration with no protection or load
 
priority. rt can be noted that the essential power flow path isthe same
 
as for any of the previous configurations, but the loads inparallel at a
 
lower priority can fault the total bus.
 
The low voltage cut off can be implemented on the single bus configuration as'
 
shown in Figure C-9. The power flow path for essential loads is the same, and
 
protection against faulted RTG's or faulted non-critical loads has been provided.
 
This arrangement issubject to failure if the regulator fails, but this is
 
common to all configurations considered.
 
These studies indicate that no bus arrangement can protect essential loads
 
from a shorted essential or critical load. Critical loads must be current
 
limited to a level within the power source capability to assure continuous
 
operation of the remaining loads. Less desirable protection can be provided
 
by sensing load current, detecting an overcurrent condition, and switching off
 
the faulted load.
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The recommended power system is the single bus configuration of Figure C-10.
 
An automatic turn-off of non-critical loads on bus undervoltage is provided
 
to protect essential loads in the event system power consumption exceeds
 
RTG capability or an RTG fails.
 
With any busing configuration, current limiting or fault clearing by fuses,
 
electronic circuit breaker or some other means,must be used on non-critical
 
and on critical loads. Here the single bus has an advantage in that the
 
excess power capability of all three RTG's will be applied to any fault.
 
Likewise, the maximum power is available if too many loads were inadvertently
 
connected to the bus. rf the loads were split, whichever RTG saw the excess
 
load would see the excess load alone and could be loaded beyond its ability
 
to supply significant power. The proposed single bus system has a low voltage
 
cutoff of non-critical loads so that any load or distribution fault in those
 
loads will not fail the spacecraft. This allows time to diagnose the problem
 
and provide corrective action. Hence, the maximum power availability will be
 
applied to just the required loads in the event of a malfunction.
 
In summary, the single bus configuration appears to have less circuitry, fewer
 
interconnections, lower weight, and lower losses than any multiple bus
 
configuration considered. The single bus is more flexible to load number and
 
power changes. Based on these basic considerations, a single bus configuration
 
is the recommended baseline.
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APPENDIX D RTG RELIABILITY WITH AND WITHOUT ISOLATION DIODES
 
Introduction
 
An analysis was performed to evaluate the relative reliability of the
 
TOPS RTG configuration with and without isolation didoes. The analysis
 
includes configurations of three and four RTG's as shown in Figure D-1
 
and D-2.
 
The method used involves a quantitative comparison of reliability values
 
with and without diodes. The reliability values used are based on an
 
allocation of failure rates to the i-ndividual failure modes for the RTG's
 
and diodes.
 
In order to determine the effect of a possible inaccuracy in the failure
 
rates, the analysis includes the effect of both an increase and decrease
 
in RTG and diode failure rates by a factor of 100.
 
The results of the analysis are plotted in Figures D-3 through D-9.
 
Each figure contains a set of curves showing the variation of the ratio of
 
a reliability figure of merit (Ri), with and without diodes, as a function
 
of RTG and diode failure rates.
 
The ratio, Rj, is formulated such that values greater than 1.0 indicate a
 
greater probability of mission success without diodes, and values less
 
1.0 indicate a greater probability of success with diodes.
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Figures D-4 and D-7 show the inability to meet a requirement for at least
 
two RTG's to be up. The curves indicate that the configurations with
 
diodes provide a higher probability of success unless the true diode
 
failure rate is significantly higher than the nominal value.
 
The remaining curves are interpreted in a similar manner. In-general,
 
it is concluded that the use of isolation diodes provides higher reli­
ability for those conditions where the loss of some (but not all) of the
 
RTG's would still provide a significant mission value.
 
Conversely, if all RTG's are required to provide a significant mission
 
return, then the diodes should be excluded.
 
The reliability comparison was made by evaluating the ratio
 
Rj = Pj with diodes
 
Pj without diodes
 
Where Pj is the probability of loss of at least j RTG's.
 
For the configuration with three RTG's:
 
P1 = Probability of loss of at least one RTG
 
(i.e., one, two, or all three are down)
 
Thus, P1 reflects the inability to meet a condition requiring all three
 
RTG's; and RI values greater than 1.0 indicate that there is a greater
 
probability of all three RTG's being up if the isolation diodes are
 
eliminated.
 
Similarly, P2 is the probability of loss of two or more RTG's, and re­
flects the inability to meet a condition requiring at least two RTG's;
 
a value of R2 greater than 1.0 indicates that there is a greater probability
 
of at least two RTG's being up if the isolation diodes are eliminated.
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For all cases considered, values of Rj greater than 1.0 indicate a
 
higherprobability of success without diodes, and value of Rj less than
 
1.0 indicate a higher probability of success with diodes.
 
Reliability Model For A Single RTG/Diode
 
Three modes are defined for a single RTG/diode combination as follows:
 
G = Good - capable of providing full rated power in the bus configurations
 
shown in Figure D-1.
 
D = Degraded - incapable of providing full rated power in the bus con­
figurations shown in Figure D-l, but will not impair oper­
ation of the other RTG's or affect the bus voltage.
 
F = Failed - conditions affecting the bus voltage or other RTG's when
 
operated in the configurations shown in Figure D-1.
 
The RTG modes and the symbol for the probability of each are as follows: 
RTG good, Rl = 1 - (01 + Sl) 
RTG open, 01 
RTG internal short, S 
RTG short to cold frame, S = 1 - R 
r r 
RTG cold frame short to ground, Sf = I - Rf
 
The diode modes and the symbol for the probability of each are as follows:
 
Diode good, R2 = I - (02 + S2)
 
Diode open, 02
 
Diode internal short S2
 
Diode short to ground Sd = 1 - Rd
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For this analysis, it is assumed that the diode heat sink is on the
 
anode side and that a short to ground can occur only from anode to ground
 
as follows:
 
This method provides protection for the bus in the event of a single
 
diode short to ground.
 
It is noted that for the above modes, the RTG short to cold frame, RTG
 
cold frame short to ground, and the diode short to ground are considered
 
to be independent failure modes; i.e., they are not influenced by internal
 
short or open of the RTG or diode.
 
The probability of experiencing each of the possible modes of operation 
of the RTG/diode combination can be enumerated by expansion of the expression: 
(RI + 01 + S x (Rr + Sr) x (Rf + Sf) x (R2 + 02 2 + Sd
 
Most of the 72 states defined by the above expression result in the de­
graded mode (D)for the RTG/diode combination; the computations have, there­
fore, been simplified by enumerating the good (G)and failed (F)states and
 
computing the probability of being in the degraded state P (D)as:
 
P (D)= 1 - P (G)- P-(F)
 
The robability expressions for each of the good states are as follows:
 
R1 R2 Rr Rd Rf - everything up
 
R1 R2 Sr Rd Rf - RTG short to cold frame
 
R1 S2 R Rd Rf - diode, shorted internally
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R S S R R - RTG short to cold frame and diode
 
1 2 r d f shorted internally
 
R1 R2 Rr R R - RTG cold frame short to ground
12rdf
 
R S R R R - RTG cold frame short to ground and
1 2 r d f diode shorted internally
 
The probability expressions for each of'the failed states are as follows:
 
0.5 x S1 S2 R R Rf*- RTG shorted and diode shorted
 
S S Sr Rd R - RTG shorted, diode shorted, and RTG
1 2 rdf shorted to cold frame
 
R S R S R - Diode shorted internally-and also shorted
2 r d f to ground
 
0oS R S R - RTG open, diode shorted internally and
1 2 r d f also shorted to ground
 
S S R S R - RTG and diode shorted internally, and
1 2 r d f diode shorted to ground
 
R S S S R - Diode shorted internally and to ground

1 2 r d f and RTG shorted to cold frame.
 
01 S2 S S R - RTG open internally and shorted to cold
 
r d f 	frame and diode shorted internally and to
 
ground
 
S S S S R - RTG shorted internally and to cold frame,
1 2 r d f and diode shorted internally and to ground
 
and
 
all of the above 8 modes with the addition of the RTG cold frame shorted
 
to ground
 
and 
R1 S2 R S f - Diode shorted internally and RTG short to 
r Rd f 	 cold frame and cold frame short to ground
 
* In the 	event of an internal RTG short, i.e., shorting of some of the 
couples, the bus voltage will be affected only if more than half of the
 
couples are shorted since the open circuit voltage is approximately
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twice the full load voltage. It is assumed that given an RTG internal
 
short, more than half of the couples will be shorted 50% of the time,
 
and therefore, the probability of failure due to RTG and diode short
 
ismultiplied by 0.5. The remaining 50% of the time, only a single
 
RTG will be lost and this is considered'a degraded bus configuration.
 
Therefore, by collecting terms: 
P (G) = R1 R R R + R S2 Rd R2df l~ f 
+R R2 Rr Rd Sf + R1 S2 Rr Rd Sf 
P (F) = S1 2 Rd + S2 Sd + R1 S2 Sr Rd Sf 
P (D) 1 - P (G) - P (F) 
Reliability Models for the Three RTG/Diode Configuration (Figure D-2) 
The required probability expressions for the three RTG/diode configuration 
are as follows: 
Let Pj = probability of loss of at least j RTG's 
P = 1 -[P(D)] 
P = 1 - 3 [P(G)] 2 [P(D)] - P 
21 
P3 = 1 - 3 [P(G)J [P(D)]2 - P2 
Reliability Models for the Four RTG/Diode Configuration (Figure D-2)
 
The required probability expressions for the 4 RTG/diode configuration
 
are as follows:
 
4
 
P1 =1 - [P(G)]
P2 = 1 - 4 EP(G)] 3 [P(D)]-- P1 
P3 = 1 - 6 [P(G)] 2 [P(D)]2 - P2 
P4 = 1 - 4 [P(G)] [P(D)]3 ­ 3
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Reliability Models for the Configurations Without Diodes
 
The computations for the three and four RTG configurations without diodes
 
employ the same models as the "with" diode configurations by considering
 
the diodes permanently shorted. This is accomplished by setting:
 
R = 0
 
O2 =0
 
S = 1.0
 
S = 0
 
R = 1.0
 
The JPL supplied diode failure rate ( d) of 0.05 failures per 106 hours
 
was used as a baseline.
 
It was assumed that the ratio of shorts to opens is 9:1 and that the pro­
bability of a diode short to ground is 0.01 x probability of diode failure.
 
The mission time is assumed to be 4193 days.
 
Therefore:
 
R2 = exp (-.05 x 10-6 x 24 x 4193)
 
02 = 0.1 (1-R )
 
S2 = 0.9 (l-R )
 
Rd exp L-.0005 x 10-6 x 24 x 4193)
 
Sd 
 1 Rd 
RTG's
 
The basic RTG failure rate is assumed to be 0.1365 failures per 106 hours
 
for opens and shorts as described in Section 7 of the Quarterly Report
 
dated October 15, 1969.
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The failure rate for shorts to the cold frame is 1/20 of the basic failure
 
rate, and the probability of a cold frame short to ground is assumed to
 
be 0.01 x probability of RTG failure. The missioh time is 4193 days.
 
Therefore:
 
10-6 
Rl = exp (-.1365 x x 24 x 4193)
 
01 = .95 (l-R
1)
 
SI = .05 (l-R
1)
 
R = exp (-0.5 x .1365 x 24 x 4193)
r
 
Sr = (l-Rr)
 
S : .01 (l-R1 )
f
 
R =1 -S
 
f f
 
Sensitivity Study Values
 
In order to evaluate the effect of a possible inaccuracy in failure rates,
 
the desired parameters were obtained over the following range-of failure
 
rate values shown in Table D-I.
 
The models discussed were evaluated for the parameter values identified
 
using the GE deskside computer system.
 
Theyesulting values of Rj are plotted as a function of diode and RTG failure
 
rates in Figures D-3, D-4, and D-5 for the three RTG configuration; and
 
in Figures D-6, D-7, D-8, and D-9 for the four RTG configuration.
 
Figure D-3
 
P1 is the probability of loss of one or more RTG's, and therefore, indicates
 
the inability to meet the condition where all three RTG's are required. In
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TABLE D-1 
VALUES FOR RELIABILITY SENSITIVITY STUDIES 
DIODE 
FAILURE 
RATE ' 
RTG 
FAILURE 
RATE O.O1X O.IX NOMINAL lox lOOX 
O.OIX RTG 
DIODE 
.001365 
.0005 
.01365 
.0005 
.1365 
.0005 
1.365 
.0005 
13.65 
.0005 
O.IX RTG 
DIODE 
.001365 
.005 
.01365 
.005 
.1365 
.005 
1.365 
.005 
13.65 
.005 
NOMINAL RTG 
DIODE 
.001365 
.05 
.01365 
.05 
.1365 
.05 
1.365 
.05 
13.65 
.05 
lOX RTG 
DIODE 
.001365 
.5 
.01365 
.5 
.1365 
.5 
1.365 
.5 
13.65 
.5 
IOOX RTG 
DIODE 
.001365 
5.0 
.01365 
5.0 
.1365 
5.0 
1.365 
5.0 
13.65 
5.0 
. 
Lfl 
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Figure D-3 all values of R 
are greater than 1.0, and therefore, if
 
all three RTG's are required for satisfactory performance, elimination
 
of the diodes would provide the more reliable configuration.
 
This result is anticipated. The diodes are used to prevent the loss of
 
the bus in the event of an RTG short. However, if a single RTG loss
 
cannot be tolerated, then the diodes just contribute an additional pro­
bability of failure.
 
Figure D-4
 
P2 reflects the inability to meet a condition requiring two RTG's.
 
results indicate that the use of diodes results in a more reliable con­
figuration unless the true diode failure rate is at least 3 times the
 
nominal rate used.
 
The remaining figures can be evaluated in an analogous manner.
 
In general it is concluded that the configurations without diodes are pre­
ferable if the power distribution and load arrangement is such that all
 
three RTG's are required to achieve a reasonable mission value. However,
 
if a significant mission value can be realized even though one or more
 
(but not all) RTG's cannot supply power, then the configurations with
 
diodes provide a greater probability of success. An exception to the last
 
statement is the condition where the true diode failure rate is several
 
times the nominal failure rate.
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APPENDIX E EVALUATION OF ALTERNATIVE METHODS OF RTG VOLTAGE REGULATION
 
Four alternative methods of regulating or operating the RTG were examined.
 
From the standpoint of efficiency, RTG transient response capability, and
 
freedom from thermal cycling the RTG, the linear shunt regulator appears
 
to be the better choice.
 
All RTG characteristics were based on data presented in Raag's memorandum.
 
While the characteristics of the RTG design finally selected will differ
 
from the data given, Raag's data should be sufficiently representative to
 
allow meaningful comparisons to be made between the various regulation
 
alternatives.
 
Maximum Power Point Tracking
 
The power output of an RTG is greater when it is new than when it is several
 
years old. This increased power is available at a combination of voltage
 
and current which changes as the RTG ages. A means of utilizing the extra
 
power available when the RTG is new might be to use a voltage regulator
 
which tracks the maximum power point of the RTG. An analysis was made to
 
determine whether, in fact, any additional power could be obtained from the
 
new RTG by allowing the RTG voltage to vary. A plot of the RTG power output
 
versus voltage is shown in Figure E-1 for an RTG when new and when 12 years
 
old. The curves indicate that, if a fixed RTG voltage is selected which is
 
optimized for end-of-life, the loss in initial power capability will be less
 
than 1%.
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Thus, maximum power point tracking is not a favorable regulation approach,
 
particularly when taking into account the additional complexity required,
 
and the mandatory 6 to 8% in-line losses incurred to restore voltage regula­
tion to the bus.
 
It is interesting to note that the initial'maximum power point voltage is
 
lower than the power point voltage at end-of-life.
 
Peltier Cooling
 
Ithas been suggested that the life of an RTG might be extended, or the rate
 
of degradation of the thermoelectric elements reduced, by operating the RTG
 
with a lower hot junction temperature. For a fixed RTG design, the hot
 
junction temperature can be lowered under part-load conditions by with­
drawing the power at lower voltages. The resultant higher currents will
 
increase the Peltier cooling by the thermoelectric elements and lower the
 
hot junction temperature. This method of operation requires an in-line boost
 
regulator to produce a regulated bus.
 
The steady-state voltage-current (V-I) characteristics of the RTG are shown
 
in Figure E-2, with transient V-I lines for several hot junction temperatures.
 
As the operating point moves to lower voltages, the hot-junction temperature
 
falls. The relationship between power and hot junction temperature is shown
 
more cleatly in Figure E-3.
 
Operation of the RTG inthis manner is not without disadvantages... As the
 
electrical load changes, the temperature of the RTG will change, and the
 
resultant thermal cycling may accelerate the degradation of the RTG.
 
Furthermore, the reduced hot junction temperature at low load will cause a
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significant reduction in the transient power capability when full load is
 
required. When the RTG has cooled to its new lower hot junction temperature,
 
increases inpower demand will cause the operating point to rise along the
 
transient V-I line corresponding to that temperature, which is lower than
 
the steady-state V-I curve. This reduction intransient power capability is
 
shown in Figure E-4. For example, assume that a 100-watt RTG isoperated at
 
50 watts.- When full load is called for, only 82 watts will he immediately
 
available, until the RTG heats up to its normal operating temperature again.
 
This effect alone is sufficient reason to discontinue further consideration of
 
this method of operation. The power loss of 6 to 10% and the complexity of
 
the inline boost regulator are additional negative factors to consider.
 
Switching Shunt Regulation
 
The effect of a switching shunt regulator on RTG operation was studied. 
The
 
switching shunt (Figure E-5) shorts the output of the RTG on a
duty-cycled
 
basis. Power is drawn from the RTG at a
voltage higher than the regulated bus
 
voltage, and the filter averages out the voltage. The operating points of
 
the RTG alternate between Point A and Point S. By switching to the short
 
circuit current point (S), a high current ismaintained on the RTG even at
 
no useful load, and this limits the excursion of the hot junction temperature.
 
An approimate analysis, the elements of which are shown in Figure E-5, indicates
 
that, regardless of the load, the time-averaged current output of the RTG is
 
constant, just as for the linear shunt. 
Thus, the Peltier component of cooling
 
should remain constant.
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In the above analysis it was assumed for the sake of simplicity that the hot
 
junction temperature remained constant. However, at part load the hot
 
junction temperature will increase to some extent. Some linear approxima­
tions were made to determine this temperature variation. The two equilibrium
 
hot junction temperatures were found which corresponded to the current of each
 
of the two operating points (Point A and Point S), and these were averaged,
 
weighted by the duty cycle. The results are presented in Figure E-6, indi­
cating a rise of about 600C in the hot junction temperature at no load. The
 
temperature increase is expected to be slightly less when predicted by a more
 
precise analysis taking nonlinear effects into account.
 
The major advantage of the switching shunt is that the heat load in the shunt
 
regulator is relatively constant, independent of the varying spacecraft load.
 
Whether or not this is an advantage to TOPS has not been demonstrated, as the
 
dissipation in the linear shunt may be used constructively to stabilize the
 
spacecraft thermal balance.
 
There are disadvantages to the switching shunt. The in-line filter introduces
 
about 2 to 3% loss, and there are switching and drive losses in the switching
 
circuit. A major problem is introduced in the area of EMI since double the
 
RTG rated current must be switched by the switching shunt. In TOPS,'this
 
switched current is carried from the RTG's by long lines, which effectively
 
act as large radiating antennas.
 
In addition, the switching shunt violates the allowable ripple current
 
specified for the RTG, although the effect of the ripple and the need for an
 
RTG ripple current specification has not been definitively established.
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Because of the EMI problem, and because the losses at full load are higher
 
for the switching shunt than for the linear dissipative shunt, it is recom­
mended that the switching shunt regulator not be considered further.
 
Partial Shunt Regulator
 
The functional arrangement of the RTG and partial shunt regulator is shown in
 
Figure E-7. It is obvious from this sketch that alterations to the internal
 
design of the RTG must be made to accommodate the partial shunt. The string
 
of thermoelectric elements must be tapped at an intermediate point and extra
 
leads brought out. Good thermal coupling should be provided between the hot
 
junctions of the two RTG sections.
 
The thermal dissipation in the dissipative shunt element is shown as 
a
 
function of load current in Figure E-8. Constant hot junction temperature was
 
assumed. The maximum shunt dissipation is 33 watts, compared to 90 watts
 
for a full shunt, so there is a reduction in the on-board power dissipation.
 
The shunt tap was arbitrarily set at the center of the string of elements.
 
By adjusting the shunt tap lower in the string, the dissipation will be re­
duced further. The optimum tap location is a function of the minimum load
 
and the maximum voltage characteristics of the unshunted portion of the RTG.
 
Problems result if good coupling is not provided between the two sections of
 
the RTG, as shown in Figure E-9. With perfect thermal coupling between the
 
shunted and unshunted sections the hot junction temperature will rise about
 
45°C from full load to no load. If there is no coupling, the hot junction
 
temperature will rise about 1800C in the unshunted section at no load. Itis
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believed this will increase the rate of thermoelectric element degradation,
 
as well as induce stresses due to differential thermal expansion. In
 
addition, elements with the RTG will undergo thermal cycling as the load
 
varies, the one section of the RTG expanding while the other section con­
tracts.
 
During the Task C RTG studies for the Voyager program a partial shunt regu­
lator was recommended to reduce the thermal dissipation in the shunt elements.
 
The partial shunt concept could satisfactorily be applied since the proposed
 
RTG design useda hot frame which provided good heat transfer between the hot
 
junctions of shunted and unshunted sections. However, the concept presently
 
evolving inthe Multi-Hundred Watt RTG study does not utilize a hot frame,
 
and the radiative view factors between the various modules of the RTG will be
 
severly limited by the internal geometry of the generator. It therefore
 
appears that, for the RTG design planned to be available for TOPS, there will
 
be relatively poor thermal coupling between the various sections of the RTG.
 
As a consequence of this, if a partial shunt regulator were to be used, the un­
shunted section of the RTG would rise to high temperatures during periods
 
of low load. Since this would most likely have an adverse affect on the RTG
 
degradation rate, it is not recommended that a partial shunt regulator be
 
selected for use on TOPS.
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APPENDIX F. THERMAL CHARACTERISTICS OF SHUNT REGULATOR ELEMENTS
 
Introduction
 
A preliminary evaluation has been made 'indicating the physical requirements of
 
fins necessary to radiate expected heat loads from transistors at peak power.
 
ASSUMPTIONS 
Peak transistor power: 29.2 watts 
Transistor type: T063 case 
Transistor Mounting area: 0.60 square inches 
Resistance from junction 
to case: PC/watt 
Transistors were assessed to have a beryllium oxide washer (1/16" thick)
 
between the case-and the mounting plate. The contact conductance at each
 
interface, case to washer and washer to plate, was taken as 2.85 watt/cm2°C.
 
Thus, the entire resistance from junction to base was 1.17 0C/watt, where base
 
consists of the plate area directly below the transistor.
 
Radiation losses from fins or plates were assumed to develop from one side
 
only, that facing space (T=OK). A louver system, which controls the effective
 
emittance of the plate outer surface as a function of its temperature, was
 
assumed to be required for the system. The effective emittance used for
 
radiation was taken as 0.67, which corresponds to the emissive capability of
 
fully open louver blades.
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Three transistors are assumed situated on a 14 x 16 x 1/16 inch available
 
radiator plate; the transistors are positioned in such a manner as to obtain
 
the maximum radiating efficiency, i.e., each is situated away from the plate
 
edges and not too near each other.
 
Results
 
First, required transistor base temperatures were obtained as a function of
 
transistor heat load and maximum allowable junction temperature. Results are
 
presented on Figure F-I. Secondly, the allowable transistor power which can be
 
radiated from 1/3 the plate area was determined for a given range of transistor
 
base temperatures (See Figure F-2). The fin or plate effectiveness was
 
calculated for each base temperature (equivalent to fin root temperature)
 
together with other fin parameters.. The capability of an isothermal plate has
 
also been shown in Figure F-2 for comparison purposes.
 
Both Figures F-I and F-2 are used together to determine the allowable heat load
 
per transistor for a given maximum junction temperature. A given heat load is
 
assumed in Figure F-1, and the corresponding required transistor base temperature
 
(at some maximum Junction temperature) isobtained on the ordinate. Enter
 
Figure F-2 with this temperature, and read the corresponding allowable tran­
sistor heat load or power. Then iterate with the figures until the transistor
 
base temperature and the heat load agree on both figures.
 
Results show that a power of 29.2 watts/transistor cannot be rejected ifthe
 
maximum allowable transistor junction is100°C, even in the isothermal plate
 
condition.
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The effectiveness of a radiating plate with a circular heat source, i.e.,
 
transistor, will be less than one. The effectiveness is the ratio of Q/Qrnax,
 
where Q is the actual heat loss from a real fin and Qmax the heat loss from
 
an isothermal fin (the temperature at the transistor base exists throughout
 
the entire fin).'
 
Figure F-3 has been drawn to show that a minimum weight can be found for a fin
 
capable of radiating- the 29.2 watts dissipated by the transistor. Fin areas
 
and thicknesses are shown as a function of fin weight.
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APPENDIX G POWER SWITCH CONFIGURATIONS
 
Introduction
 
The primary function of the Power Control Switch is to turn on and to
 
turn off spacecraft loads when an electrical signal is received from the
 
flight command subsystem. Additional desirable attributes are to pro­
tect the spacecraft electrical power bus from load faults, to trip auto­
matically on overload, to recycle automatically after trip, to be reset
 
by command, and to control the rate of change of current to the load both
 
at turn-on and at turn-off.
 
Thepirpose of the current limit is to isolate a faulted load iut Lim uu a,,u 
reduce the electrical power margin required within the power subsystem, and 
also serve as alimit on current surges at turn-on associated with charging 
filters. The overload trip should operate on an integrated ampere-squared­
second time delay to protect semiconductors and to avoid nuisance trips. 
This controls the energy drawn from the spacecraft bus inthe event of a 
sustained overload. A monostable timing circuit can be used to create a 
preset fixed time delay after which the load can be.reapplied. If the 
fault persists, the overload trip will operate and reset the monostable. The 
tripped circuit can 'be reset earlier, or the timing circuit can be shut down 
prematurely by command. Control of current rise and fall times isdesirable 
to reduce voltage transients on the wire feeding the load, and to prevent 
dynamic loss of regulation at the main bus regulator due to rapid load changes. 
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The following discussion provides some pertinent features of three switch
 
circuits presently under consideration, and identifies some objectives of
 
the immediate future, and indicates how many of the desirable.features
 
can be achieved.
 
Quad Solid State Switch
 
This circuit employs a quad transistor switch arrangement to provide re­
dundantly both the make and break functions. The on/off control of the
 
power switches is also quad redundant so that no single failure in the
 
switch portion of the switch (right half of the schematic of Figure G-l)
 
will prevent turning the load on or off.
 
The-commandportion of the circuit shown (left half of the'schematic) is a
 
toggle command receiver having a primary and a backup input. Both command
 
inputs require a 25 to 125 millisecond command pulse duration. The pri­
mary input would be current drive to the light emitting diode of the
 
TIXLl03. The backup command is accomplished by grounding the open end of
 
the 7.5 kilohm resistor just below the TIXL103 for the duration of the
 
command. The backup interface is compatible with the "universal isolated
 
switch" schematic provided by JPL.
 
The voltage drops at different temperatures and currents.for this switch..
 
are shown in Figure G-2, "Steady State Voltage Drop versus Temperature"
 
and Figure G-3, "Quad Transistor Switch Voltage Drop versus Temperature."
 
Also presented are the worst voltage drops for a single pair (i.e., Q4,
 
Q5; and QiO, Qll: or Q6, Q7; and Q12, Ql3) of the transistors carrying
 
the load, simulating the loss of half the switch due to a failure. The
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"initial" curve shown in Figure G-3 is the drop when the circuit is first
 
turned on at the indicated temperature, and the "steady state" curve is
 
after at least five minutes of operation. The voltage drop and drive lois
 
were used to compute power loss and the corresponding efficiencies plotted
 
on Figure G-4, "Quad Transistor Switch Efficiency". The switch as shown
 
would not be used for loads less than one half ampere, since the gain for an
 
output from one hundred to five hundred milliamperes would be too low.
 
However, the drive and output transistors could be tailored to any particular
 
load from seven hundred milliamperes to two amperes. For a flight switch a
 
stud mounted transistor would probably be used where the 2N4863 is shown for
 
any load greater than seven hundred milliamperes.
 
This circuit also provides controlled current rise and fall times, and
 
photographs are shown on Figures G-5 and G-6; and a graph of di/dt is dis­
played on Figure G-7. The standby power (load off) of this circuit is
 
negligible.
 
Redundant Toggle Switch
 
The circuit shown on Figure G-8 is a quad redundant switch. Both the prime
 
and backup commands toggle the circuit. The expected command is a 25 to 125
 
millisecond pulse. Every time either the prime or backup command is received,
 
the circuit changes state. If a prime and a backup command are received simul­
taneously, the output remains the same but will see a transient as both relays
 
change state.
 
The command inputs are DTL, TTL levels, where the high input (+4.5 VDC) re­
presents no command. This polarity was assumed so that the effect of harness
 
G-7
 
0.1 
AMPERES 
m 
-E 
RAMP ON, 0.2 MILLISECONDS/CM RAMP 0FF, 1.0 MILLISECONDS/CM 
0.5 
rimr 
AMPERESum m 
RAMP ON, 0.2 MILLISECONDS/CM 
FIGURE G-5 LOW CURRENT 
RAMP OFF, 1.0 MILLISECONDS/CM 
TRANSIENT RESPONSE 
m!ma mo - a m M m - aw
 
0.75 
AMPERES 
C) 
RAMP ON, 0.2 MILLISECONDS/CM RAMP OFF, 1.0 MILLISECONDS/CM 
AMPERES 
-A 
co 
CY) 
RAMP ON, 0.2 MILLISECONDS/CM RAMP OFF, 1.0 MILLISECONDS/CM 
FIGURE G-6 HIGH CURRENT TRANSIENT RESPONSE 
1J86-TOPS-513
 
r!01 
o 1TURN-ON 
-j I 
0.1
 
V) I-O 
ix 
LU 
0.1
 
LOA CURET TURN-OFF 
FIGREG- CONRLE URRENTA O
AMPERES
 
G-10
 
l ,o 2t I j 7,ol , I I 
86-TOPS-513
 
4W-_ _ __V_ -. 
If 
HkoAo 5flo 
F- - . 
FOT5O: ma 
c -i 
la 10 
E FU_ -8 UA RLA___TC_ SCEEI _T ' " ' ' T_ 
FIURE G-8 QUADRELAYSWITCH SCHEMATIC ~t at ~ ~ -2.,k4%r O~~ 
G-11 
I * II t2 I 
FOLDOUT FF'AMlk" EOLDOUT 'Rm,6; t FOLDOUT. FIRA 
10 
2 
lJ86-TOPS-513
 
failures (assumed predominately open) or a power failure in the command sub­
system on the command line would be interpreted as no command rather than a
 
continuous command. A continuous command to this circuit will result in oscil­
lation.
 
This circuit draws twenty to forty milliamperes from a five volt bus steady
 
state and about 1.3 milliamperes from the thirty volt line for a standby
 
power consumption of 120 to 240 milliwatts. This could be reduced by the
 
addition of switching to turn on the circuits only when needed, but this is
 
additional complexity. Another disadvantage of this circuit is the need
 
for the five volt bus.
 
Switch Comparison
 
Table G-1 is a matrix comparison of capabilities and characteristics of the
 
solid state, redundant toggle, and toggle/backup switches.
 
Quad Relay Switch
 
The circuit of Figure G-9 provides quad redundant contacts for load power,
 
a primary toggle command receiver, and direct control of the second relay.
 
The command requirement is a negative pulse for 25 to 125 milliseconds at
 
greater than -3.0 volts. The no command DC level is preferred to be +5 volts
 
but this cirucit has capacitively coupled inputs so the DC level could be
 
floating at any level. The significant problem with a DC level much greater
 
or less than +5 volts is the effect of input capacitor leakage current up­
setting the FET bias point. An analysis will be done to determine what levels
 
of leakage current can be tolerated. Commands on the toggle input (input #1)
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TABLE G-l 
COMPARISON OF SWITCH CIRCUITS 
Features 
Circuit 
Number 
of 
Parts 
Number 
of 
Active 
Parts 
Level 
of 
Redun-
daney 
Relia-
bility1 
Controlled 
Rise and 
Fall Time 
Standby 
Power 
(Load 
Off) Efficiency 
Failure 
Effects Comments 
Solid 
State 
50 19 Load 
Switch 
Only 
.980 Yes 0 90% @ 15 
watts 
Command 
Receiver 
could 
fall on 
or off 
Redun-
dant 
toggle 
282) 10 Full .953 No 140-
240 
Milli-
watts 
92% @ 3 
watt 
99% @ 24 
watts 
Oscillates 
if command 
fails "ON" 
Requires 
5 volt 
bus 
Toggle/ 
Backup 
54 18 Full .967 No 0 100% all 
loads 
None 
Notes: 1) The solid state switch has a different level of redundancy. This comment 
also applies to all features of table except efficiency. 
2) Four gate flat pack counted as 1 part and 1 active device since it is a single 
mechanical package and has a single overall failure rate. 
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must be more than 100 seconds apart, and commands on the backup (inputs #2
 
and #3) must be more than 20 seconds apart. Modifications are contemplated
 
which will reduce the time granularity restriction between toggle commands.
 
This circuit has good sensitivity. The breadboard operates with a command
 
of only -2.5 volts, but showed no voltage change on the relay coil with
 
a -10 volt input for 5 milliseconds. The standby power for this circuit
 
is less than 70 micro watts in any state. Since the commands are capacitiv e
 
coupled, a command failure will be ignored after an 
initial response when
 
the failure occurred.
 
This circuit is relatively simple, virtually loss free, fully redundant,
 
immune to command source failures, compatible with TTL/DTL commands, and
 
has high noise immunity. For a relay type of switch, this circuit seems
 
to provide the maximum of every design parameter.
 
The toggle/backup quad relay switch was modified to a true toggle/on-off
 
switch as shown in Figure G-1O. 
 In the toggle/backup configuration, the
 
state of the first relay is not known and may require two commands for proper
 
implementation. The modified (toggle/on-off) switch need not know the relay
 
state and can turn on or off with a single command.
 
This circuit requires more than seventy seconds of elapsed time between
 
commands to ensure operation, the same as the previous toggle/backup switch.
 
A positive but over-ridable turn-off circuit was added to the toggle/on-off
 
quad relay switch previously described. The turn-off occurs when "toggling"
 
or turning "on" into an overcurrent, or an overcurrent occurs. The turn-off
 
is accomplished by changing the second or backup relay.
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A resitive element is place~in the 30 VDC line to the load, and an operational
 
amplifier is used to sense the voltage across the resistor. The trip point
 
is determined by the select-by-test resistor. Several millivolts difference
 
could be required at the input to the operational amplifier to trigger a
 
turn-off, which would require up to 3 millivolts across the sense resistor.
 
A design using such a low sense voltage would probably suffer larger drifts
 
in trip point than a design using a hundred millivolts across the resistor.
 
This design has a nominal value of 50 millivolts across the sense resistor.
 
The operational amplifier output drives two transitors, one of which will
 
cause a driving pulse (since capacitive coupling is used to the relay driver)
 
on one of the coils of the second relay. A 1 to 100 kilohm divider output
 
on these transistors prevents activation of the last energized coil when bus
 
voltage is present at the one kilohm resistor.
 
Trip point variation with voltage and temperature is shown on Figures G-11 and
 
G-12. The circuit was functionally tested from -20 to +800C ambient. Trip
 
times were 1.2 to 1.8 milliseconds for a 5 - 10% overload pulse, 2 - 3 milli­
seconds turning on into a 5 - 10% overload, 0.44 to 0.6 milliseconds for a
 
40-100% overload.
 
The turnoff can be overridden by a 100 millisecond "on" command to the second
 
relay or probably by two 50 millisecond commands with several milliseconds
 
between pulses. The override is accomplished simply by supplying an "on"
 
command for longer than the turnoff circuit's coupling capacitor time con­
stant.
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Summary
 
The power control circuit characteristics are presented on Table G-l. The
 
schematics presented are of the breadboard or what will be implemented
 
for the the breadboard. The circuits were.constructed with parts chosen for
 
availability or their particular applicability inproving the design concept.
 
After further experimentation and refinement to choose one or two preferred
 
circuits, the parts will be selected from the JPL preferred list where possible
 
or a list of parts needed but not on the preferred list provided tp JPL.
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APPENDIX H SHUNT REGULATOR TEST RESULTS
 
Introduction
 
The TOPS "Shunt Regulator" maintains the RTG at a constant yoltage, drawing
 
essentially constant current even though the bus load changes ,and therefore
 
causes the RTG to operate near its maximum power point. Itmaintains a DC
 
output voltage constant against input, ambient and load changes; essentially
 
:ripple-free; providing a low dynamic impeddnce to transients or pulsing
 
load currents. The shunt regulator reouires constant voltage and then
 
dissipates the current difference between the power source current capability
 
at that voltage and the load requirement. The maximum shunt regulator power
 
required from the RTG ismaximum input voltage and maximum load current
 
simultaneously, regardless of the actual load current.
 
The TOPS "Shunt Regulator" was designed to dissipate a maximum of 270 watts
 
(that i's 30 volts bus voltage times 9 amperes shunt current). The TOPS RTG
 
pIaracteristic to which this shunt regulator was designed is shown below.
 
6
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C 
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RTG CURRENT - AMPERES 
A minimum vehicle load of 90 watts was assumed (that is a 3 ampere load current), 
therefore the shunt regulator has to shunt the difference between the RTG 
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current'at 30 volts (12 amperes) and the minimum fixed load curreni
 
(3amperes). This results in a required capacity of 270 watts.
 
A laboratory test was conducted on the shunt regulator of Figure H-I to test
 
its regulation capability against a 270 watt load variation and at the specified
 
flight temperatures of O°C, 250C and 400C ambient. Also a test was conducted
 
at type approval temperatures of -20% and 80°C ambient. The regulation test
 
data is presented graphically on Figure H-2 and in tabular form on Table H-1.
 
A worst case bus voltage change of 182 millivolts was observed under the
 
extreme type approval temperature conditions. This iswithin the specified
 
regulation of 30 volts + 1%. 
The output impedance as a function of frequency and shunt regulator current
 
variation of 3, 6 and 9 amperes was tested, using a 210 jif capacitor on the
 
bus and also a 1000 /f capacitor for filtering. The laboratory test setup
 
is shown in Figure H-3 and test data are presented on Table H-2 and H-3,
 
and curves are shown in Figures H-4 through H-9. The maximum impedance is
 
200 milliohms with a 210 gf capacitor, 70 milliohm with a 1000 g f capacitor,
 
and peaks at about 6 to 9KHz depending on the load current.
 
A transient response test was conducted at various di/dt by utilizing a ramper
 
for the load. The test setup isshown on Figure H-10, test data are included
 
on Tables H-4 and H-5, and response curves are shown in Figures H-11 through
 
H-14. A typical bus voltage overshoot and undershoot for both capacitors are
 
shown in Figure H-15. Another test was then cbnducted by keeping a constant
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TABLE H-I
 
TOPS SHUNT REGULATOR PERFORMANCE
 
VBUS 
- VOLTS
 
Ishunt - amps -20° 00 j 250 f 400 800 
1.0 29.909 29.902 29.902 29.908 29.914 
2.0 .920 .912 .916 .916 .935 
3.0 .930 .926 .933 1.933 .956 
4.0 .942 .939 .947 .951 .976 
5101 .954 .952 .960 .969 .999 
6.0 .965 .964 .975 987 3O012 
7i0I .978 .977 .991 .997 .036 
8.0 .989 .990 .997 30.016 .058
 
9.0 V.993 30.006 30.019 .036 .084
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TABLE H-2 
OUTPUT IMPEDANCE WITH LOW CAPACITANCE 
Capacitance = 210 microfarads 
3 6 9 
Freq. -.Hz eo-mv. e-mv. Z°- eo-mv. e-mv. Z°- eo-mv. es-mv. Zo­
0 s 0 0s00 0 
40 2.4 13.0 .0009 1.8 1.9 .00102 1.2 5.2 .0011 
100 5.0 14.0 .0018 3.6 9.5 .00189 2.0 5.2 .0019 
500 25.0 14.0 .0089 17.0- 9.5 .00895 10.0 5.2 .0096 
1000 44.0 13.0 .0169 34.0 9.5 .01790 20.0 5.4 .0180 
2000 95.0 13.0 .0360 72.0 9.5 .03790 44.0 5.4 .0400 
5000 320.0 12.5 .1280 240.0 9.5 .12600 155.0 5.5 .1410 
6500 430.0 12.5 .1720 
7500 340.0 9.5 .17900 220.0 5.4 .2035 
10,000 340.0 12.5 .1360 280;0 9.0 .15500 190.0 5.2 .1825 
20,000 160.0 8.5 .0940 140.0 8.5 .08240 90,0 . 4.8 .0930 
50,000 50.0 9.5 .0210 44.0 9.5 .02390 42.0 7.8 .0270 
C.. 
Co 
Cn 
-J1 
M, 
TABLE H-3
 
OUTPUT IMPEDANCE WITH HIGH CAPACITANCE
 
Capacitance = 4000 microfarads 
3 6 9 
Freq.-Hz eo-mv. es-mv. Zo ­ eo-mv. es-mv. Zo-  eo-mv. es-mv. Zo­
40 4 32 .0006 3 24 .0006 1.5 12.0 .0006 
100 8 34 .0012 6 26 .0014 3.0 13.0 .0012 
500 34 31 .0055 28 25 .0056 14.0 13.0 .0054 
1000 76 31 .0122 52 22 .0118 21.0 9-0 .0116 
2000 160 30 .0267 112 22 .0255 42.0 8.8 .0238 
5000 320 28 .0570 235 21 .0560 35.0 3.0 .0583 
6000 390 32 .0610 
7000 250. 20 .0625 
8300 43.0 3.0 .0716 
10,000 340 30 .0567 225 19 .0592 40.0 3.0 .0668 
20,000 270 32 .0422 155 18 .0430 26.0 3.0 .0434 
50,000 120 26 .0231 72 16 .0250 13.0 3.0 .0216 
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FIGURE H-1O TRANSIENT RESPONSE TEST SCHEMATIC
 
TABLE H-4
 
STEP LOAD TRANSIENT RESPONSE
 
LOAD LOAD T, 
AMPLITUDE FINAL POWER 
LOAD RANGE CHANGE VOLTAGE CHANGE DISTURBANCE AMPLITUDE RECQVERY TIME 
AMPS AMPS VOLTS WATTS VOLTS MICROSECONDS 
C=21o/f C=iOoo f C=21 0f C= 1000 / 
STEP LOADING 
3 - 6 3 30.0 90 .38 .24 55 64 
3 - 9 
3 12 
6 
9 
180 
270 
.85 
1.45 
.50 
.75 
100 
500 
85 
580 
6 - 9 3 90 .34 .24 70 70 
6 - 12 6 180 .775 .46 260 350 
STEP UNLOADING 
12 - 9 3 30.0 90 .40 .23 80 100 
12 - 6 6 180 1.00 .48 110 120 
12 - 3 9 270 1.90 .77 160 140 
9 - 6 3 90 .38 .25 70 100 
9 - 3 6 180 .975 .50 120 125 
H a 
-o 
U, 
TABLE H-5 
RESPONSE TO RAMPED LOADS 
LOAD FINAL LOAD 
LOAD RANGE 
AMPLITUDE 
CHANGE 
FINAL 
VOLTAGE 
POWER 
CHANGE DISTURBANCE AMPLITUDE REGULATION DI/DT 
AMPS AMPS VOLTS WATTS VOLTS AMPS/SEC. 
C=210 f I C=1000 f C=210 /f .C=1000 gi 
RAMP LOADING 
3 - 6 
3 -9 
3-12 
6 - 9 
3 
6 
9 
3 
30.0 90 
180 
270 
90 
.009 
.011 
.014 
.007 
1 .0010 
.0021 
.0032 
.001 
1 60 K 
50 K 
50 K 
171 K 
120 K 
103 K 
6 - 12. 6 180 .010 .002 
RAMP UNLOADING 
12 
12 
12 
- 9 
- 6 
- 3 
3 
6 
9 
30.0 90 
180 
270 
.002 
.004 
.0026 
.0032 
I 
40 K 72 K 
9 - 6 
9 - 3 
6 - 3 
3 
6 
3 
90 
180 
90 
.0012 
.0020 
.0012 
.0022 50 K 
67 K 
89 K 
200 K 
m 
Ln 
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STEP LOADING 

HORIZ:  50 ~ s / cm  HORIZ:  5 0  U S / C ~  
VERT: .5v/cm VERT: .I v/cm 
STEP UNLOADING 
HORIZ: 50 ~(s/cm HORIZ:  5 0  ~ s / cm  
VERT: .5v/cm VERT: .2v/cm 
FIGURE H-15.  TRANSIENT RESPONSE TO STEP LOADS 
I 
overshoot and undershoot o f  300 m i l l i v o l t s  and varying the  load current and 
ramping speed. The resu l ts  o f  t h i s  t e s t  are shown i n  the osci l loscope photos 
o f  Figure H-16. 
Curves were p lo t t ed  on Figures H-17 and H-18 showing the maximum r a t e  o f  
current  change and the maximum t o t a l  current change t ha t  could-be to lerated 
and y e t  no t  exceed + 300 m i11 i v o l  t d i s t o r t i on  on the bus. 
The standby power dra in  of the  regulator  i s  approximately 500 m i11iwat ts  and 
the shunting power t r ans i s to r  (2N3773) temperature r i s e  above ambient (worst 
case) i s  80°C, therefore a t  40°C ambient environment, the maximum junc t ion  
temperature i s  120°C. 
Shunt Regulator Response t o  Faul t  Loads 
The shunt regulator  was tested under f a u l t  load conditions. The source used 
is a simulated RTG shown i n  Figure H-19. The shunt regulator  was operated a t  a 
minimum current  (approximately .1 ampere), o r  a t  a current equal t o  the normal 
load p r i o r  t o  the appl icat ion o f  the f a u l t  load. Fuses were used as the f a u l t  
removal device. Load f au l t s  were applied up t o  four  times the fuse ra t ing .  
Under these load demands the regulated bus voltage decreased t o  a leve l  
determined by the f a u l t  f o r  a time per iod determined by the  r a t i o  o f  f a u l t  
cur rent  t o  fuse ra t ing.  The regulated bus voltage dropped t o  leve ls  as low 
as 14 vo l t s  f o r  f a u l t  currents up t o  16 amperes. A f te r  the f a u l t  was removed 
the bus voltage rap id l y  increased (w i th in  1 - 3 mil l iseconds) t o  the  required 
regulated voltage w i th  an overshoot less than 1 vo l t .  Typical traces are 
shown i n  Figure H-20. 
RAMP LOADING 
C = 210 uf C = 1000 pf 
3amos t o  9amps 3amps t o  9amps 
HORIZ: 50 ws/cm 
TOP BOTTOMTOP BOTTOM 
VERT: .lv/cm 2a/cm VERT: .lv/cm 2a/cm 
RAMP UNLOADING 

c = 2 1 0 ~ f  c = ~ O O O~f 

9 amps t o  3 amps 9 amps t o  3 amps 

rn 
TOP BOTTOM TOP BOTTOM 
VERT: lv/cm 2A/cm VERT: Iv/cm 2A/cm 
FIGURE H-16. TRANSIENT RESPONSE TO RAMP LOADS 
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FIGURE H-19 FUSE TEST SCHEMATIC 

FUSE = .5 amp 
HORIZ: hs/m 
VERT: .5v/cm 
FUSE = 4 . 0  amp 
I HORIZ: lms/cm VERT: 2 v / m  
FIGURE H-20. TRANSIENT RESPONSE TO FUSED LOADS 

For comparison, f au l t s  were generated w i t h  two d i f fe ren t  output capacitors 
(210 and 1000FF ). The capacitor value did not greatly a f f ec t  the regulator 
response under these operational conditions . 
The majority of source f au l t s  were a t  a prescribed current of 2 ,  3 or  4 times 
the fuse ra t ing.  Figure H-21 i s  a system response f o r  a shor t  c i r cu i t  f au l t .  
The peak current was approximately 90 amperes as a resu l t  of energy stored' i n  
the shunt regulator output capacitor.  ,The system vo.ltage returned t o  normal 
w i t h i n  5 milliseconds. 
A comparison was made between two output capacitor s izes  t o  observe system 
ef fec t s  w i t h  a shor t  c i r cu i t  f au l t .  Figure H-22 i s  a comparison of the two 
responses: Note t ha t  i n  both cases system voltage returned i n  the same time 
period. 
Finally,  t o  demonstrate the a b i l i t y  of the  Shunt Regulator t o  remain i n  
operation under any random, s ing le  component f a i l u r e ,  selected components 
underwent simulated f a i  1 ures both shor t  and open: During any s ing le  component 
f a i l u r e ,  the Shunt Regulator continued t o  operate w i t h i n  a l l  specification 
requirements. 
C = 1000 &f 
F u s e  = 1.5 amp OAGI 
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FIGURE H-21. SYSTEM RESPONSE TO A FAULT 
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APPENDIX I TWT CONVERTER DESIGN STATUS 
A block diagram of the  TIdT Converter i s  shown i n  Figure 1-1. Bus .power i s  
switched t o  the i n p u t  f i l t e r ,  ac t ivat ing the filament supply. A driven 
osc i l l a to r  chops the  DC power t o  square wave -AC, and a transformer reduces the  
voltage t o  the  5.2 vol ts  required by the  filament. The current l imiting function 
i s  provided by the  highly reactive design of the  transformer. 
A ninety second time delay inh ib i t s  power t o  a second driven osc i l l a to r  unt i l  
the  filament has warmed up .  This oscil l .ator then chops the  DC power t o  square 
wave AC which i s  transformed t o  higher than requi'red voltages; r ec t i f i ed ,  
f i l t e r e d ,  and adjusted t o  the  required output level by a s e r i e s  impedance. The 
hel ix  and co l lec tor  supplies a re . se r ies  regulated w i t h  a d iss ipat ive  t r ans i s to r  
regulator;  and the  anode po ten t ia l ,  operating a t  constant current ,  i s  adjusted 
w i t h  a variable r e s i s to r .  
The current l imit ing f o r  the  filament supply could be achieved w i t h  a sa turable  
reactor ,  phase controlled r e c t i f i e r s  on the transformer output, d i ss ipa t ive  
regulation on the  transformer DC input,  or  current l imiting a t  the  transformer 
i t s e l f .  The high reactance transformer method was selected on the basis of 
s impl ic i ty ,  eff ic iency and r e l i a b i l i t y .  I t  adds no par ts  over tho3e required 
f o r  the  basic functions of chopping and transformation; i t  adds no in- l ine  
semiconductor voltage drops on the  low voltage s ide  of the  transformer, and 
the r e l i a b i l i t y  i s  equal t o  the  basic r e l i a b i l i t y  of the  c i r cu i t  without 
current 1 imi t ing , s ince no additional f a i l u r e  modes are introduced. 
.-
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FIGURE 1-1 TWT CONVERTER BLOCK DIAGRAM 

The transformer i s  constructed on a cut  "C" core, w i t h  two separate co i l s .  
One coil  contains a l l  the  primary windings, and the second coi l  a l l  the 
secondary windings. Suff ic ient  space i s  l e f t  on the core window between these 
co i l s  t o  shor t  the magnetic path from one core leg t o  the other ,  and thi.s is 
accomplished w i t h  a second cut  "C" core orthogonal t o  the f i r s t  as shown on 
Figure 1-2. The current l imit ing can be adjusted by varying the a i r  gap, and 
typical t e s t  data on the f i r s t  transformer a t  room ambient i s  shown on 
Figure 1-3. I t  can be seen t h a t  the current t o  be delivered a t  a prescribed 
voltage can be adjusted by varying, the a i r  gap; and tha t  a normal operating 
voltage point a t  about s ix ty  percent of .open c i r cu i t  will  have a corresponding 
short  c i r cu i t  current of twice the value a t  the s ix ty  percent point .  
Ttie precise output voltage f o r  the helix and col lector  must be regulated 
against  load change. This requires some form of closed loop regulator on the 
output voltage. Figure 1-4 shows a limited range t rans i s tor ized ,  high output 
voltage regulator t ha t  operates i n  the l inear  mode t o  achieve the required 
regulation and which also acts  t o  fur ther  attenuate r ipple  appearing a t  the 
output of the r ec t i f i ed  and f i l t e r ed  high voltage power l i nes  from the converter. 
The f u l l  output voltage of the  supply i s  sampled by the r e s i s t o r  string composed 
of R7, R8 and R4. A portion of t h i s  voltage i s  compared against  a Zener 
reference, CR1, which is biased in to  the breakdown region by current flowing 
through r e s i s to r  R6. The design requirement f o r  t h i s  limited range regulator 
is tha t  the  current flow through R4 must be held constant. 
F I G U R E  1-2 H I G H  REACTANCE TRANSFORMER 

OUTPUT CURRENT, AMPERES 

FIGURE 1-3 FILAMENT SUPPLY REGULATION 
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Full schematic of all circuit elements i s  shown on Figure 1-5. The added 
feature here i s  a time delay circuit established by a unijunction transistor 
(93) which activates a series switch, transistor 92, t o  provide starting 
base drive current t o  the oscillator transistors, 94 - 96 and 95 - 97. 
FIGURE 1-5 TWT CONVERTER SCHEMATIC 
1
FOLDOUT FRAME I 

Three AC motor drive c i r cu i t s  were compared t o  permit a recommendation f o r  
the  c i r cu i t ry  t o  power the gyro and momentum wheel requirements of the  a t t i t ude  
control system. For evaluati.on purposes, the  output voltage i s  assumed t o  
be 26.0 VRMS f o r  a l l  cases. This r e su l t s  i n  a continuous power requirement of 
12 watts and a peak ( s t a l l  ) power requirement of 20 wat ts ,  w i t h  an assumed 
power fac tor  of 0.50. 
The dr iver  c i r cu i t s  fo r  each configurati-on will accept two phase square wave 
s ignals  from an on-board clock. The drive requirements would be essen t ia l ly  
identical  f o r  both phases and for-each type of power s tage presented, here. 
The dr iver  i n p u t  impedance would be greater  than ten kilohms which'is more 
than su f f i c i en t  t o  prevent loading of the  clock. 
FIGURE J-1. DIRECT DRIVE, ISOLATED OUTPUT 
In this approach, a power transformer w i t h  center tapped primary i s  
required i n  each phase. The power t rans i s tors  a l te rna te ly  switch power from 
one half  of the primary winding. t o  the other half .  This resul ts  i n  having 
only one switch voltage drop i n  s e r i e s  w i t h  the  load a t  any time. The 
darlington dr iver  provides the most e f f i c i en t  means of driving the power switch 
d i rec t ly  from the clock. 
FIGURE 5-2. ISOLATED DRIVE, DIRECT OUTPUT 
The i n i t i a l  stage i n  t h i s  c i r cu i t  operates exactly as does the c i r cu i t  of 
Figure J-1. However, the transformer supplies base drive t o  a t rans i s tor  
bridge c i r cu i t  instead of the load. The resul t ing reduction i n  required source 
current eliminates the need for  darTington input switches. 
The bridge provides the  required AC by a l te rna te ly  switching power and 
returns through two t r ans i s to r s  a t  each end of the  load. Thus, there a re  
two saturat ion voltage drops i n  s e r i e s  w i t h  the  load a t  any time. However, 
the  RMS voltage delivered t o  the  motor i s  equal t o  the source minus two 
t r ans i s to r  voltage drops, or  approximately 29.0 VAC RMS. A second consideration 
is t h a t  both ends of the  motor winding must be i so la ted ,  s ince each is a l t e r -
f 
FIGURE 5-3.  DIRECT DRIVE, DIRECT OUTPUT 
In t h i s  c i r c u i t ,  the  signal input i s  applied d i r ec t l y  t o  an NPN darlington 
pair  which Borms the  bottom leg of the  bridge. The top leg ,  consist ing of a 
PNP darlington pa i r ,  receives i t s  drive from the  corresponding bottom switch. 
In this manner, the need f o r  a transformer i s  eliminated. However, each 

switch requires a darlington configuration which resu l t s  in  a higher 

sa turat ion voltage drop than t h a t  of a s ing le  t r ans i s to r  (a typical drop f o r  

two t rans i s tors  would be 1.5 to  2 vo l t s ) .  Also, as i n  the output bridge of 

c i r cu i t  2 ,  there  wi.11 be two switch ,voltage drops in se r ies  w i t h  the load a t  

a l l  times. This c i r c u i t  more nearly matches the 26 VAC RMS motor requirement, 

b u t  s t i l l  requires isolated motor windings. 

Tradeoff Characterist ics 

The c i r c u i t  of Figure J-1 offers  the following major advantages: 

1.  Low complexity 
2.  Output voltage f l e x i b i l i t y  
3 .  Isolation 
4. High efficiency 
The low complexity would indicate a high r e l i a b i l i t y ,  however, any increase 
i n  r e l i a b i l i t y  would be o f f se t  t o  some extent by the very high f a i l u re  ra tes  
usually applied t o  magnetic components. The output f l e x i b i l i t y  and isolat ion 
advantages would seem t o  be of importance i n  t h i s  par t icu la r  application since 
the gyro requires approximately 26 VRMS and i s  a three wire device. 
The efficiency of t h i s  c i r c u i t  would approach 90%, however, i t  should be 
remembered t h a t  the magnitude of the losses i n  t h i s  application i s  very small --
approximately 60 mw per % of efficiency. Therefore, any efficiency greater 
than perhaps 85% would be acceptable. 
The major disadvantage of t h i s  approach i s  the  s i z e  and weight of the power 
transformers. The two s i x  watt  transformers required (one each phase) could 
weigh up t o  one-half pound and would account f o r  most of the  t o t a l  supply 
weight. 
In the c i r c u i t  of Figure 5-2, the  transformer provides base drive f o r  the  
t r ans i s to r  bridge. I f  a forced gain of 10 ( the  usual value f o r  power switches) 
i s  used, the  transformers must provide one tenth as much power. Since the  
primary voltage is constant, the  only f ac to r  contributing t o  a reduction in 
s i z e  i s  l e s s  current -- therefore ,  smaller wire. The number of primary turns 
will be equal t o  o r  greater  than ( f o r  a smaller core) t h a t  of the  power 
transformer. The t o t a l  number of secondary turns would be no l e s s  than half 
of the power transformer approach. The net r e su l t  i s  t h a t  a dr iver  transformer 
will be a t  l e a s t  half the  s i z e  of a power transformer. Since additional power 
t r ans i s to r s  a re  required, the  overall s i z e  and weight of t h i s  c i r cu i t  will be 
approximately the  same as t h a t  of Figure J-1. 
The a t t ract iveness  of the c i r cu i t  of Figure 5-2 i s  fu r ther  reduced by the  
increased complexity (approximately 3 times t h a t  of Figure J-1) required i n  
the bridge output. This would cause a substant ia l  decrease i n  the  r e l i a b i l i t y .  
f igure  of merit.  Another f ac to r  affect ing r e l i a b i l i t y  i s  the  lack of DC 
i so la t ion .  Any bridge c i r cu i t  i s  highiy vulnerable t o  f a i l u r e  due t o  inadvertent 
grounding of e i t h e r  output terminal. 
The eff ic iency of the  c i r c u i t  of Figure 5-2 would be s l i gh t ly  be t t e r  than 
t ha t  of the f i r s t  c i r c u i t  even though there  a re  two switches i n  s e r i e s  w i t h  the  
load. This i s  due t o  the s ingle  t r ans i s to r  voltage being l e s s  than one half 
t h a t  of a darlington. The eff ic iency increase,  however, would be small. 
The output voltage of a bridge inver ter  is  reasonably fixed a t  something less  
than the bus voltage. In the c i r cu i t ' o f  Figure 5-2, i t  would be about 29 VRMS. 
In the forced gain configuration, the saturat ion drop will not change s ign i f -  
icant ly  over a f a i r l y  wide load range (say 5 t o  1 ) .  The output voltage regu- 
la t ion w i l l ,  therefore,  be be t te r  than 5% from s t a l l  t o  running loads. 
The c i r cu i t  of Figure 5-3 has a com~lexi ty  s imilar  t o  tha t  of Figure 5-2; 
however, the  r e l i a b i l i t y  will  be be t te r  due ' to the lack of a transformer. The 
output voltage will be about 28 VRMS due t o  the greater  saturation voltage 
drop of the darlington stages.  This drop also reduces the overall efficiency 
t o  perhaps 80%. 
The grea tes t  advantage of t h i s  c i r cu i t  i s  s i z e  and weight. A t  the required 
power level (6 watts per phase), t h i s  c i r cu i t  would not weigh more than 3/4 
pound f o r  both phases (depending upon packaging). 
Summary 
In the tab le  below, a summary of the trade-off consideration given each config- 
uration i s  presented. The data i s  f o r  a completely packaged two phase supply, 
b u t  does not include input f i l t e r i ng .  The s i ze  and weight f igures are  estimates 
and the efficiency and regulation are calculated approximate worst case. 
Circui t  -Size Weight Efficiency Regulation Rel iabi l i ty  
The reliability was calculated on a part count basis using TOPS failure 
rates and a design life of twelve years. It serves as a relative indication 
of reliability. 
APPENDIX K DC CONVERTER DESIGN CONSIDERATIONS 
Introduction 
The following is a summary of the  design of the  DC/DC converter shown i n  
Figure K-2. A functional block diagram of the converter is  as  shown i n  
Figure K-1 below and the design of each block wil l  be discussed. 
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FIGURE 'K- 1 CONVERTER BLOCK DIAGRAM 
Input F i l t e r  
A f i l t e r  was designed and developed i n  order t o  control radiated emission, 
conducted emission, audio frequency suscept ib i l i ty ,  radio frequency suscepti -
b i l i t y ,  t rans ien t  suscept ib i l i ty  and r a t e  of current changes (d i /d t )  on 
input power l ines .  The configuration features a unique application of a one 
m i  1 lihenry transformer w i t h  i t s  primary i n  s e r i e s  w i t h  the unregulated power 
l ine .  The transformer ac t s  as an inductor and as an impedance transformer 
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t h a t  couples a variable impedance t o  the primary t o  prov,ide AC noise 
attenuation,  but diss ipates  no DC power. The f i l t e r  a lso includes one f i f t y  
microhenry high frequency inductor i n  each input power l i n e ,  followed by 150 
microfarad capacitors from each l i n e  t o  a chassis ground. These inductors land 
capacitors a c t  as a low pass f i l t e r  f o r  DC ,  and the chassis ground acts l i ke  
a noise s i nk  f o r  any AC noise. 
Inverter 
The inver ter  i s  a basic Jensen osc i l l a to r  w i t h  a t r ans j s to r  s t a r t i ng  c i r cu i t .  
TI i s  a switching transformer w i t h  a square permalloy 80 core. The design of 
T1 and the value of the r e s i s t o r  R1 determine the osc i l l a t ing  frequency. Rl 
a lso ac t s  t o  l imi t  the current when T1 saturates .  R2 and R5 . l imit  the current 
t o  the bases of Q1 and 93 respectively while C2 and CR3, and C4 and CR6 increase 
the switching speeds of t h e i r  respective t rans i s tors .  
The t r ans i s to r  Q2 and the res i s tors  R6 and R7 comprise the s t a r t i ng  c i r cu i t  
which provides an i n i t i a l  current pulse t o  the base of Ql insuring t h a t  the 
converter wil l  begin t o  o sc i l l a t e .  After osc i l l a t ion  has begun, Q2 i s  back 
biased by the switching transformer, TI, and thus i s  turned of f .  
T2 i s  the power transformer which transforms the i n p u t  voltage t o  the desired 
output l evs l s  and also provides i so la t ion  between the i n p u t  and output and 
between outputs. A s i l i con  iron "C" core w i t h  an inherent a i r  gap i s  used 
f o r  T2 because t h i s  type core does not sa tura te  and therefore does not produce 
large current spikes when the switching t rans i s tors  are  not closely matched. 
Rectifying and Fi 1 ter ing Output 
The outputs of the  inver ter  are  r ec t i f i ed  and then passed through a passive 
LC f i l t e r .  The f i l t e r i n g  smooths the commutation losses during the switching 
in te rva ls  and restr . icts  the r ipp le  w i t h i n  the l imits  of the  par t icular  load 
requirements. In addition t o  the  f i l t e r  network shown, there  i s  a radio 
frequency interference f i l t e r  attached t o  each output t o  remove the high 
frequency spikes caused by the switching t rans i s tors .  
Power Supply On/Off Command Capability 
The power supply wil l  have the additional capabil i ty of being turned on and off 
upon command. The command l ines  will  be 5V TTL..  On command a 25-75 ms duration 
pulse will  ,be i n i t i a t ed  on these l ines .  There w i  11 be two di.screte l ines  and 
commands, one t o  turn the power supply on and the other t o  turn i t  of f .  The 
ci.rcuit which will turn the power supply on .or off i s  a so l id  s t a t e  latching 
type which will  be actuated by the commands described above. This capabi l i ty  
has not been completely designed a t  t h i s  time. 
Power Supply External S,ync 
The power supply must be capable of accepting a sync signal from the vehicle 
clock t o  prevent beat frequencies between converters which could a f fec t  
magnetometer performance. This feature  i s  t o  be included w i t h  the command 
capabil i ty change described above. 
JC/DC Converter Weiqht Analysis 
A weights analysis fo r  a 5 watt, 4 output; and 16 watt, 4 output dc/dc converter 
was performed, and the resu l t s  are tabulated i n  Table K-1. 
TABLE K-1 DC TO DC CONVERTER WEIGHT BREAKDOWN 
PART WEIGHTS (LBS.) 
5 Watts 4 Outputs 16 Watts 4 Outputs 
CR4 
CR5 
CR6 
CR7 
CR8 
CR9 
C R l O  
.010 
.010 
:Of0 
.045 
.470 
Not Determined 
.02 .030 
.02 .020 
.020 
.020 
P r i n t e d  C i r c u i t  Board 
Heat S ink  
Bracket  
Hardware 
Wire 
Solder  
Conformal Coat ing 
I n t e r n a l  Connector 
TOTAL WEIGHT ( l e ss  L1) .805 1.341 
All the par t  weights are  known except f o r  the  input inductor, L1, and the 
parts associated w i t h  the  synchronous operation and the commanded ON/OFF 
capabi 1 i t y  . 
The value, s i z e  and weight of the L1 inductor has not been completely defined, 
and i ts  s i z e  depends on the resu l t s  of t e s t s  y e t  t o  be run. The t e s t s  will be 
aimed a t  establishing the inductor value required t o  l imi t  the  turn-on t rans ien t  
t o  125% of the  average dc current.  The inductor value will  a lso be affected by 
increase i n  input current,  and may become unmanageable f o r  higher power loads. 
I f  i t  i s  found tha t  the inductor required t o  handle the dc current or  t o  l imi t  
the turn-on t rans ien t  i s  too large f o r  any of the DC t o  DC converter loads, 
an a l te rna te  method f o r  f i l t e r i n g  or  switching those par t icu la r  loads may be 
necessary. 
Since the turn-on t rans ien t  i s  largely a t t r ibu ted  t o  the current required t o  
i n i t i a l l y  charge the f i l t e r  capacitor,  a method t o  prevent t h i s  condition. and 
therefore reduce the s i ze  of the input inductor may be t o  place a switch between 
the i n p u t  f i . l t e r  and the DC t o  DC converter. Th i s  approach will allow the 
f i l t e r  capacitor t o  remain f u l l y  charged while the  load is disconnected. 
Due t o  a portion of the  turn-on t rans ien t  being at t r ibuted t o  the i n i t i a l  
charge up of the output f i l t e r  capacitors which are  ref lected back through 
the transformer, the switch approach wil l  not eliminate a l l  of the current 
overshoot. 
However, the  ref lected capacitance i s  expected t o  be much smaller than the  
input capacitor,  and would allow f o r  a smaller s i z e  inductor t o  limit the  
overshoot when the  switch i s  closed. 
Therefore, a l l  of the piece par ts  are included i n  t h i s  weights analysis shown 
in Table K-1 except the  input inductor, L1, and par ts  associated w i t h  the  
commanded ON/OFF capabi 1 i t y  and the  synchronous operation c i rcu i t ry .  
Thick Film Microcircuit 
The piece par t  density of space Dower conditioning equipment has not kept 
pace w i t h  improvements i n  other subsystems. The non-uniform s i ze s  and 
shapes of the mechanical devices and the e lectronic  piece par ts  do not 
lend themselves t o  e f f i c i en t  -packaging. 
Th i s  stalemate i s  being broken by applying t h i n  and thick f i lm microcircuit 
techniques t o  power equipment. This has occurred only i n  the past few years ,  
even though these techniques have been applied i n  other areas f o r  10 years.  
The slowness i s  due t o  the  small degree of standardization and the high 
thermal density t ha t  occurs when high power piece parts are  put in to  small 
volumes . 
A task of the  TOPS power conditioning equipment study was t o  develop a 
hybrid thick f i lm microcircuit  of the e jectronic  par ts  of a dc t o  dc converter. 
T h i s  one basic ,  multipurpose c i r cu i t  can be used t o  s a t i s f y  35 separate 
requirements on the TOPS project  w i t h  conditioned power levels  from 1 t o  25 
watts. Three models have been ident i f ied f o r  t h i s  range of power and a l l  3 
can be bu i l t  on the same conductor layout,  w i t h  variations i n  the values of 
7 piece par ts  only. 
The inherent physical properties of the f l a t  pack materials and construction 
enhances heat t ransfer ,  and balances the increased thermal density w i t h  higher 
conductivity and shorter  thermal paths.. Figure .-K-3 i s  a sca le  layout of the 
par ts  within the f l a t  pack w i t h  piece par t  designation, and Figure K-4 i s  a 
photographic reproduction of the actual c i r cu i t .  
FIGURE K- 3 THICK FILM MICROCIRCUIT ~HYSICAL LAYOUT 

FIGURE K-4 THICK FILM MICROCIRCUIT 
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Thermal Considerations 
The alumina oxide subs t ra te ,  which i s  the  means by whikh the  c i r c u i t  conductor.. 
and e lec t ron ic  piece par ts  a r e  held within the  f l a t  pack, has a very high 
thermal conductivity and is  an excel lent  e l ec t r i ca l  insu la tor .  This property 
provides a more d i r e c t  and e f f j c i e n t  path of heat  flow from the  in te rna l ly  
mounted switching power chips and the  other ' in te rna l ly  mounted d i s s i p a t i v e  
elements t o  the  bottom of the  metal f l a t  pack. The f l a t  pack in  turn is then 
mounted o r  bonded t o  a metal heat sink w i t h  e i t h e r  a highly heat conductive 
paste,  or  a low temperature solder.  This small number of highly e f f i c i en t  
thermal in te r faces  provides excel lent  heat t rans fe r .  T h i s  can be'compared 
t o  a semi-conductor chip t h a t  i s  mounted i n  an ,ordinary t r a n s i s t o r  
case and insulated from the metal heatsink f o r  e l ec t r i ca l  in tegr i ty ,  
I t  uses a mechanical screw o r  nut f o r  mounting, producing a higher thermal 
res is tance t o  the  ult imate heat  sink.  he f l a t  pack i t s e l f  is rated a t  25 watts 
per square inch of mounting surface.  This assumes t h a t  i t  is bonded t o  a 
heat s i n k  which will adequately remove this much power. 
Under normal d i sc re te  par t  construction of a dc t o  dc converter,  the  
e l ec t r i ca l  (non-magneti c )  piece par t s  are mounted on a printed c i r c u i t  board 
or  i n  a cordwood module. Either of these concepts would need addit ional means 
of heat  t r ans fe r  t o  maintain the  piece par t s  a t  allowable temperatures. 
Further, the  spacing of the  d i s c r e t e  piece par t  under construction creates  
longer interconnections,  higher power diss ipat ion i n  the  addit ional wire 
and. i n c r eked  opportunity. f o r  noise coupling i n to  adjacent c i r cu i t ry .  
SUMMARY 
A comparison of the  f l a t  pack t o  the  d i sc re te  piece par t  c i r c u i t  indicates  
a weight reduction of &I%,as  shown i n  Table 2; a volume reduction of 80%; 
and reduces the  number of interconnections with the  remaining converter piece 
par t s  from 44 t o  13. 
TABLE X-2 

WEIGHT COMPARISON OF DISCRETE PARTS VERSUS FLATPACK 

C4 
91 
92 
Q3
P r i n t e d  
C i r c u i t  
Board  
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